2 layers99.1 × 99.1 mm Raw, the printed circuit board in 3D

Raw

resolution = [0.5, 0.5] pcbfolder = '../PCBs/' pcbnames = ["1Bitsy1bitsy"] iters = 30 env = PCBRoutingEnv(resolution=resolution, pcbfolder=pcbfolder, pcbnames=pcbnames) obs, info = env.reset() for in range(iters): act =…

Open in PCBKit

Size: 99.1 × 99.1 mm
Copper layers: 2
Thickness: 1.6 mm
Parts: 77
Nets: 62
Pads: 210
Tracks, vias: 278, 1
Pours: 5
Routed: Yes
KiCad: KiCad 6 (file 20211014)
Created: 28 Mar 2023
Updated: 18 Jan 2024

Overview

Raw is an open-source printed circuit board by PCBench, from the PCBench/PCBench repository on GitHub, published under the MIT licence. It is a 2-layer board of 99.1 × 99.1 mm with 77 parts on 62 nets, routed with 278 tracks and 1 via.

It is built around the DS18S20+ and TPIC6595N. Its parts include 29 resistors, 22 diodes, 10 connectors, 4 switches and 3 ICs.

Main components

README

README.md

PCBench: A Dataset for Printed Circuit Board Routing

PCBench is a dataset for PCB routing task, it includes a dataset consisting of 164 printed circuit boards (PCB), a data augmentation script to expand the dataset for supervised learning (SL) tasks, and a reinforcement learning (RL) environment.

Dataset

Folder Structure

All the PCB designs in our dataset are stored in the folder PCBs, where each PCB design is stored in a subfolder named {author/org}_{PCB_name}_{design_version(optional)}. Below is the folder structure of the dataset.

text

├── PCBs
│   ├── master_metadata.json
│   ├── subfolder1
│   │   ├── raw.kicad_pcb
│   │   ├── processed.kicad_pcb
│   │   ├── final.json
│   │   ├── metadata.json
│   │   ├── visual.png
│   ├── subfolder2
│   │   ├── raw.kicad_pcb
│   │   ├── processed.kicad_pcb
│   │   ├── final.json
│   │   ├── metadata.json
│   │   ├── visual.png
│   ├── ...

The raw.kicad_pcb is the raw PCB design file, process.kicad_pcb is the file after cleaning up, final.json stores only routing-related information used for ML tasks. metadata.json stores the meta information for each single PCB design. visual.png is a visualization of each single PCB design. master_meta.json contains metadata of all PCBs and global-level information.

PCB Routing Description Language (PCB-RDL)

We propose a JSON specification (final.json for each PCB design) called the PCB Routing Description Language (PCB-RDL) that expresses a PCB routing problem and its solutions intuitively using basic concepts in order to facilitate research into automated PCB routing using ML. Following figure shows is an example of PCB with marked components in PCB-RDL (Left) and it corrsponding PCB-RDL (Right).

PCB example

Data Augmentation

Run

The augmentation data can be generated with the script Scripts/Data_augmentation/augmentation.py. To generate 3 samples by randomly extracting 50% nets from the PCB 1Bitsy_1bitsy, please run the following command

text

cd Scripts/Data_augmentation/
python augmentation.py --num_samples 3 --net_ratio 0.5 --pcb_name 1Bitsy_1bitsy

Output

All the generated PCBs will be stored in the folder named augmented_data under Scripts/Data_augmentation/. In augmented_data, all the generated samples will be stored in a subfolder with the name of selected PCB. Each generated sample has the name sample_index.json. For example, the above command will generate the following file under Scripts/Data_augmentation/

text

├── augmented_data
│   ├── 1Bitsy_1bitsy
│   │   ├── 1.json
│   │   ├── 2.json
│   │   ├── 3.json

RL environment

Installation

The RL environment requires Python >= 3.7. You can simply install the environment with the following commands:

text

git clone https://github.com/PCBench/PCBench.git
cd PCBench
python setup.py install

After installation, open a Python console and type

text

from RLEnv.EnvLayer.PCBRoutingEnv import PCBRoutingEnv

If no error occurs, you have successfully installed the PCB routing environment.

API Usage

The following content shows an example of API usage of PCBRoutingEnv.

text

from RLEnv.EnvLayer.PCBRoutingEnv import PCBRoutingEnv
import random

resolution = [0.5, 0.5]
pcb_folder = '../PCBs/'
pcb_names = ["1Bitsy_1bitsy"]
iters = 30
env = PCBRoutingEnv(resolution=resolution, pcb_folder=pcb_folder, pcb_names=pcb_names)
obs, info = env.reset()
for _ in range(iters):
    act = random.randint(0,5)
    obs, rew, terminal, _, info = env.step(act)
    if terminal:
        env.reset()

You can find more examples of customizing functions of reward and state observation from RLEnv/examples.ipynb.

Parts

Qty	Value	Footprint	References
20	LED	LED_THT:LED_D3.0mm	D1, D2, D3, D4, D5, D10, D11, D12, D13, D14, D15, D16, D17, D18, D21, D22 +4
12	560	Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P2.54mm_Vertical	R13, R14, R15, R16, R20, R21, R22, R23, R24, R25, R27, R28
10	Conn_01x04	Connector_JST:JST_XH_B4B-XH-A_1x04_P2.50mm_Vertical	J1, J2, J3, J4, J5, J6, J7, J8, J9, J16
9	220	Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P2.54mm_Vertical	R1, R2, R3, R4, R5, R6, R7, R11, R17
4	1k	Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P2.54mm_Vertical	R8, R9, R10, R12
4	MountingHole	MountingHole:MountingHole_3.2mm_M3_DIN965	H1, H2, H3, H4
4	SW_Push	Button_Switch_THT:SW_PUSH_6mm	SW1, SW2, SW3, SW4
3	330	Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P2.54mm_Vertical	R19, R26, R29
2	1k	Potentiometer_THT:Potentiometer_Alps_RK09K_Single_Vertical	RV1, RV2
2	DS18S20_	digikey-footprints:TO-92-3	U1, U2
2	D_Schottky	Diode_THT:D_DO-201AE_P15.24mm_Horizontal	D19, D20
2	G5LE-14_DC5	digikey-footprints:Relay_THT_G5LE-14	RLY1, RLY2
1	100nf	Capacitor_THT:C_Disc_D7.5mm_W5.0mm_P10.00mm	C1
1	4.7k	Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P2.54mm_Vertical	R18
1	TPIC6595	Package_DIP:DIP-20_W7.62mm_LongPads	U3

Questions

How big is the Raw PCB?

It measures 99.1 × 99.1 mm and has 2 copper layers, 1.6 mm thick.

What parts does the Raw use?

77 parts, built around the DS18S20+ and TPIC6595N. The full list of its parts is on this page, with links to each part's symbol and footprint where PCBKit's library has them.

Where can I download the Raw KiCad files?

From the PCBench/PCBench repository on GitHub, at the commit this page was made from: the board is PCBs/kitspace_training_board/raw.kicad_pcb. PCBKit opens the board in the browser, with nothing to install.

Can I use the Raw design in my own project?

Its repository publishes it under the MIT licence: you may reuse it on that licence's terms (keep the author's notice, and for a copyleft licence share your changes alike).

Project files

Show this board on your page

A live frame, for any web page

<iframe src="https://pcbkit.io/embed/boards/pcbench-pcbench-raw-9" title="Raw in PCBKit" width="100%" height="480" style="border:0;border-radius:12px" allow="fullscreen" loading="lazy"></iframe>

A picture

<img src="https://pcbkit.io/embed/boards/pcbench-pcbench-raw-9.jpg" alt="Raw" width="1200" height="900">

A picture that opens the board, for a README

[![Raw](https://pcbkit.io/embed/boards/pcbench-pcbench-raw-9.jpg?size=s)](https://pcbkit.io/boards/pcbench-pcbench-raw-9)

Source

Repository: PCBench/PCBench
Board file: PCBs/kitspace_training_board/raw.kicad_pcb
Commit: dec3be7
Licence: MIT
Copies: 2 copies in 2 repositories

More from PCBench/PCBench

2 layers398.2 × 398.2 mm
LargeWordClock LargeKickstarter
PCBench/PCBench
resolution = [0.5, 0.5] pcbfolder = '../PCBs/' pcbnames = ["1Bitsy1bitsy"] iters = 30 env = PCBRoutingEnv(resolution=resolution, pcbfolder=pcbfolder, pcbnames=pcbnames) obs, info = env.reset() for in range(iters): act =…
1,591 parts21MIT
4 layers95 × 95 mm
Raw
PCBench/PCBench
resolution = [0.5, 0.5] pcbfolder = '../PCBs/' pcbnames = ["1Bitsy1bitsy"] iters = 30 env = PCBRoutingEnv(resolution=resolution, pcbfolder=pcbfolder, pcbnames=pcbnames) obs, info = env.reset() for in range(iters): act =…
455 parts21MIT
2 layers90 × 90 mm
Mod12003 mod12003
PCBench/PCBench
resolution = [0.5, 0.5] pcbfolder = '../PCBs/' pcbnames = ["1Bitsy1bitsy"] iters = 30 env = PCBRoutingEnv(resolution=resolution, pcbfolder=pcbfolder, pcbnames=pcbnames) obs, info = env.reset() for in range(iters): act =…
452 parts21MIT
2 layers88.9 × 114.3 mm
Raw
PCBench/PCBench
resolution = [0.5, 0.5] pcbfolder = '../PCBs/' pcbnames = ["1Bitsy1bitsy"] iters = 30 env = PCBRoutingEnv(resolution=resolution, pcbfolder=pcbfolder, pcbnames=pcbnames) obs, info = env.reset() for in range(iters): act =…
190 parts21MIT
2 layers100 × 100 mm
Mod1base mod1base
PCBench/PCBench
resolution = [0.5, 0.5] pcbfolder = '../PCBs/' pcbnames = ["1Bitsy1bitsy"] iters = 30 env = PCBRoutingEnv(resolution=resolution, pcbfolder=pcbfolder, pcbnames=pcbnames) obs, info = env.reset() for in range(iters): act =…
187 parts21MIT
6 layers117 × 55 mm
KiwiSDR PCB kiwi
PCBench/PCBench
resolution = [0.5, 0.5] pcbfolder = '../PCBs/' pcbnames = ["1Bitsy1bitsy"] iters = 30 env = PCBRoutingEnv(resolution=resolution, pcbfolder=pcbfolder, pcbnames=pcbnames) obs, info = env.reset() for in range(iters): act =…
173 parts21MIT
4 layers143 × 74 mm
Kitspace lpa96
PCBench/PCBench
resolution = [0.5, 0.5] pcbfolder = '../PCBs/' pcbnames = ["1Bitsy1bitsy"] iters = 30 env = PCBRoutingEnv(resolution=resolution, pcbfolder=pcbfolder, pcbnames=pcbnames) obs, info = env.reset() for in range(iters): act =…
161 parts21MIT
2 layers101.6 × 99.7 mm
Raw
PCBench/PCBench
resolution = [0.5, 0.5] pcbfolder = '../PCBs/' pcbnames = ["1Bitsy1bitsy"] iters = 30 env = PCBRoutingEnv(resolution=resolution, pcbfolder=pcbfolder, pcbnames=pcbnames) obs, info = env.reset() for in range(iters): act =…
158 parts21MIT
4 layers36.1 × 32.7 mm
Kitspace tri panel 4up r0.1
PCBench/PCBench
resolution = [0.5, 0.5] pcbfolder = '../PCBs/' pcbnames = ["1Bitsy1bitsy"] iters = 30 env = PCBRoutingEnv(resolution=resolution, pcbfolder=pcbfolder, pcbnames=pcbnames) obs, info = env.reset() for in range(iters): act =…
157 parts21MIT
2 layers101.6 × 99.7 mm
Karabas nano karabas nano revB
PCBench/PCBench
resolution = [0.5, 0.5] pcbfolder = '../PCBs/' pcbnames = ["1Bitsy1bitsy"] iters = 30 env = PCBRoutingEnv(resolution=resolution, pcbfolder=pcbfolder, pcbnames=pcbnames) obs, info = env.reset() for in range(iters): act =…
147 parts21MIT
4 layers65 × 60 mm
Reworkctf reworkctf
PCBench/PCBench
resolution = [0.5, 0.5] pcbfolder = '../PCBs/' pcbnames = ["1Bitsy1bitsy"] iters = 30 env = PCBRoutingEnv(resolution=resolution, pcbfolder=pcbfolder, pcbnames=pcbnames) obs, info = env.reset() for in range(iters): act =…
143 parts21MIT
2 layers645.9 × 78.2 mm
Analog esr meter esr meter rev a
PCBench/PCBench
resolution = [0.5, 0.5] pcbfolder = '../PCBs/' pcbnames = ["1Bitsy1bitsy"] iters = 30 env = PCBRoutingEnv(resolution=resolution, pcbfolder=pcbfolder, pcbnames=pcbnames) obs, info = env.reset() for in range(iters): act =…
71 parts21MIT

Similar boards

2 layers100.6 × 99.1 mm
Testing board
kitspace-test-repos/kicad6-file-collection

75 partsMIT
2 layers108.9 × 78 mm
PoolDosingController
Dynacore-dev/PoolGuard
KiCad 10 PCB design for the ESP32 board that this repository's firmware runs on. It regulates power for the ESP32 and a DS18S20 temperature sensor, and switches four 12V output channels for pumps/relays.
42 parts
2 layers95 × 48 mm
OneWireLogger
land-boards/lb-boards
land-boards - Board Designs
71 parts31
2 layers133.4 × 28.4 mm
Controlled generator schematics
alextousss/3d_ultrasonic_scanner
An ultrasonic 3D scanner
56 parts86GPL-3.0
2 layers281.9 × 90.4 mm
SevenSegmentClockV2
atomic14/supersise-seven-segment
The code, schematics and PCB layout are offered here without any support. It's fun project but it's also a learning experience.
100 parts5Unlicense
2 layers100 × 99.9 mm
Panelized
SamWarmuth/SWSplitFlap
3D printable split flap display (software/pcb/STLs), for a more detailed split flap project see https://github.com/scottbez1/splitflap
144 parts4
2 layers220 × 160 mm
K Aries
F6ITU/K_Aries
Aries, an OpenHPSDR ATU (kicad version)
275 parts2
2 layers
SerialOlfactometerController
neurorishika/MultiBiOS
High-precision, hardware-clocked olfactometer control system for behavioral neuroscience
42 partsMIT