2 layers90 × 90 mm Mod12003 mod12003, the printed circuit board in 3D

Mod12003 mod12003

resolution = [0.5, 0.5] pcbfolder = '../PCBs/' pcbnames = ["1Bitsy1bitsy"] iters = 30 env = PCBRoutingEnv(resolution=resolution, pcbfolder=pcbfolder, pcbnames=pcbnames) obs, info = env.reset() for in range(iters): act =…

Open in PCBKit

Size: 90 × 90 mm
Copper layers: 2
Thickness: 1.6 mm
Parts: 452
Nets: 100
Pads: 758
Tracks, vias: 2,210, 85
Routed: Yes
KiCad: KiCad 5 (file 20171130)
Created: 28 Mar 2023
Updated: 18 Jan 2024

Overview

Mod12003 mod12003 is an open-source printed circuit board by PCBench, from the PCBench/PCBench repository on GitHub, published under the MIT licence. It is a 2-layer board of 90 × 90 mm with 452 parts on 100 nets, routed with 2,210 tracks and 85 vias.

It is built around the ATXMEGA32E5-M4U, LM358DGK and AOZ1282CI, with the MAX5215GUA+, MCP9701-E/TO and OPA2376AIDGK among its other parts. Its parts include 59 capacitors, 53 resistors, 12 ICs, 12 transistors and 8 connectors. It belongs with the AVR (ATmega, ATtiny) boards of this library.

Main components

README

README.md

PCBench: A Dataset for Printed Circuit Board Routing

PCBench is a dataset for PCB routing task, it includes a dataset consisting of 164 printed circuit boards (PCB), a data augmentation script to expand the dataset for supervised learning (SL) tasks, and a reinforcement learning (RL) environment.

Dataset

Folder Structure

All the PCB designs in our dataset are stored in the folder PCBs, where each PCB design is stored in a subfolder named {author/org}_{PCB_name}_{design_version(optional)}. Below is the folder structure of the dataset.

text

├── PCBs
│   ├── master_metadata.json
│   ├── subfolder1
│   │   ├── raw.kicad_pcb
│   │   ├── processed.kicad_pcb
│   │   ├── final.json
│   │   ├── metadata.json
│   │   ├── visual.png
│   ├── subfolder2
│   │   ├── raw.kicad_pcb
│   │   ├── processed.kicad_pcb
│   │   ├── final.json
│   │   ├── metadata.json
│   │   ├── visual.png
│   ├── ...

The raw.kicad_pcb is the raw PCB design file, process.kicad_pcb is the file after cleaning up, final.json stores only routing-related information used for ML tasks. metadata.json stores the meta information for each single PCB design. visual.png is a visualization of each single PCB design. master_meta.json contains metadata of all PCBs and global-level information.

PCB Routing Description Language (PCB-RDL)

We propose a JSON specification (final.json for each PCB design) called the PCB Routing Description Language (PCB-RDL) that expresses a PCB routing problem and its solutions intuitively using basic concepts in order to facilitate research into automated PCB routing using ML. Following figure shows is an example of PCB with marked components in PCB-RDL (Left) and it corrsponding PCB-RDL (Right).

PCB example

Data Augmentation

Run

The augmentation data can be generated with the script Scripts/Data_augmentation/augmentation.py. To generate 3 samples by randomly extracting 50% nets from the PCB 1Bitsy_1bitsy, please run the following command

text

cd Scripts/Data_augmentation/
python augmentation.py --num_samples 3 --net_ratio 0.5 --pcb_name 1Bitsy_1bitsy

Output

All the generated PCBs will be stored in the folder named augmented_data under Scripts/Data_augmentation/. In augmented_data, all the generated samples will be stored in a subfolder with the name of selected PCB. Each generated sample has the name sample_index.json. For example, the above command will generate the following file under Scripts/Data_augmentation/

text

├── augmented_data
│   ├── 1Bitsy_1bitsy
│   │   ├── 1.json
│   │   ├── 2.json
│   │   ├── 3.json

RL environment

Installation

The RL environment requires Python >= 3.7. You can simply install the environment with the following commands:

text

git clone https://github.com/PCBench/PCBench.git
cd PCBench
python setup.py install

After installation, open a Python console and type

text

from RLEnv.EnvLayer.PCBRoutingEnv import PCBRoutingEnv

If no error occurs, you have successfully installed the PCB routing environment.

API Usage

The following content shows an example of API usage of PCBRoutingEnv.

text

from RLEnv.EnvLayer.PCBRoutingEnv import PCBRoutingEnv
import random

resolution = [0.5, 0.5]
pcb_folder = '../PCBs/'
pcb_names = ["1Bitsy_1bitsy"]
iters = 30
env = PCBRoutingEnv(resolution=resolution, pcb_folder=pcb_folder, pcb_names=pcb_names)
obs, info = env.reset()
for _ in range(iters):
    act = random.randint(0,5)
    obs, rew, terminal, _, info = env.step(act)
    if terminal:
        env.reset()

You can find more examples of customizing functions of reward and state observation from RLEnv/examples.ipynb.

Parts

452

Qty	Value	Footprint	References
92	VIA-0.8mm	VIA-0.8mm	VIA11, VIA12, VIA21, VIA22, VIA311, VIA3111, VIA3111_2, VIA3111_3, VIA3112, VIA3112_10, VIA3112_11, VIA3112_12, VIA3112_13, VIA3112_14, VIA3112_15, VIA3112_16 +76
19	100n	IPC7351-Nominal:CAPC1005X55	C3, C19, C20, C21, C23, C31, C32, C33, C34, C35, C36, C37, C38, C39, C45, C47 +3
19	2k	IPC7351-Nominal:RESC1005X40	R10, R13, R14, R17, R18, R19, R20, R26, R27, R31, R33, R36, R43, R46, R47, R49 +3
11	22k	IPC7351-Nominal:RESC1005X40	R7, R15, R16, R21, R23, R24, R25, R29, R30, R39, R42
9	100n	IPC7351-Nominal:CAPC1608X55	C8, C9, C12, C14, C22, C24, C26, C41, C42
8	470k	IPC7351-Nominal:RESC1005X40	R1, R2, R34, R35, R38, R41, R52, R53
7	22n	IPC7351-Nominal:CAPC1005X55	C2, C17, C18, C25, C27, C29, C30
6	120	IPC7351-Nominal:INDC1608X95	E1, E2, E3, E4, E5, E6
6	348	IPC7351-Nominal:RESC1005X40	R4, R22, R32, R37, R44, R45
5	4u7	IPC7351-Nominal:CAPC2012X70	C43, C44, C46, C49, C50
4	100	IPC7351-Nominal:RESC1005X40	R11, R12, R40, R51
4	220p	IPC7351-Nominal:CAPC1005X55	C10, C28, C54, C57
3	1k	IPC7351-Nominal:RESC6432X70	R5, R6, R28
3	1u	IPC7351-Nominal:CAPC2012X70	C1, C55, C56
3	3u3	manuf:BOURNS-SRN5040	L1, L3, L4
3	470u	pth-passive:C-ALUM-10mm	C5, C6, C16
3	4A	IPC7351-Nominal:RESC3216X60	F1, F2, F3
3	NET-TIE	conn-test:NET-TIE-0.3mm	W1, W2, W3
3	SCREW	mech:SCREW-4-SUPPORTED	MP1, MP2, MP3
2	1u	IPC7351-Nominal:CAPC3225X88	C13, C15
2	22u	IPC7351-Nominal:CAPC3216X70	C48, C51
2	3904	smd-semi:SC-70	Q3, Q4
2	4403	smd-semi:SC-70	Q5, Q6
2	6u8	IPC7351-Nominal:CAPC3216X70	C7, C40
2	AO4805	IPC7351-Nominal:SOIC127P600X175-8	Q1, Q7
2	BAT54AWT	smd-semi:SC-70	D3, D4
2	JUMPER-SOLDER	conn-test:JUMPER-SOLDER-3mm	JP1, JP2
2	LM393M	IPC7351-Nominal:SOIC127P600X175-8	U3, U4
1	-230mV	conn-test:TEST-SMD-SMALL	TP5
1	100u	L1	L2
1	12A	smd-semi:TO-252	Q2
1	1n/1kV	IPC7351-Nominal:CAPC3216X70	C58
1	22u	manuf:BOURNS-SRN3015	L5
1	24V	conn-cui:CONN-PJ-037A	J3
1	2N7002PW	smd-semi:SC-70	Q9
1	2V048	conn-test:TEST-SMD-SMALL	TP2
1	330u	IPC7351-Nominal:CAPAE1030X1250	C4
1	33u	IPC7351-Nominal:CAPAE660X570	C11
1	3V3	conn-test:TEST-SMD-SMALL	TP4
1	3V6	conn-test:TEST-SMD-SMALL	TP3
1	40V/5A	smd-semi:TO-252	D1
1	4403	smd-semi:SOT-23	Q8
1	6k98	IPC7351-Nominal:RESC1005X40	R48
1	84B24	smd-semi:SOT-23	DZ1
1	ADR380	smd-semi:SOT-23	U7
1	AOZ1282	smd-semi:SOT-23-6	U8
1	ATXMEGA32E5-M4U	smd-semi:QFN40P400X400X55-33	U5
1	BUTTONS	conn-100mil:CONN-100MIL-M-1x3-SHROUD	J7
1	CC	pth-semi:LED-5mm	DS2
1	CV	pth-semi:LED-5mm	DS1
1	D45H11	pth-semi:TO-220	Q10
1	DEVEL	conn-100mil:CONN-100MIL-M-1x3	J8
1	DRIVE	conn-test:TEST-SMD-SMALL	TP13
1	IDRIVE	conn-test:TEST-SMD-SMALL	TP12
1	IN	conn-100mil:CONN-100MIL-M-1x4-SHROUD	J1
1	ISENSE	conn-test:TEST-SMD-SMALL	TP9
1	ISET	conn-test:TEST-SMD-SMALL	TP10
1	JUMPER	conn-100mil:CONN-100MIL-M-1x2	JP3
1	LM358DGK	IPC7351-Nominal:SOP65P490X110-8	U2
1	LM7705	IPC7351-Nominal:SOP65P490X110-8	U10
1	MAX5215	IPC7351-Nominal:SOP65P490X110-8	U11
1	MBR0530	smd-semi:SOD-123	D5
1	MBRS360B	IPC7351-Nominal:DIOM5436X244	D2
1	MCP9701-E/TO	conn-100mil:CONN-100MIL-M-1x3	U6
1	OPA2376AIDGK	IPC7351-Nominal:SOP65P490X110-8	U1
1	OUT	conn-100mil:CONN-100MIL-M-1x4-SHROUD	J2
1	OUT+	J1	J4
1	OUT-	J1	J5
1	OVP_TH	conn-test:TEST-SMD-SMALL	TP6
1	PDI	conn-100mil:CONN-100MIL-M-2x3	J6
1	PMSS3904	smd-semi:SC-70	Q11
1	PREREG	conn-test:TEST-SMD-SMALL	TP1
1	PZT3904	smd-semi:SOT-223	Q12
1	R010	IPC7351-Nominal:RESC3216X60	R3
1	SW	conn-test:TEST-SMD-SMALL	TP14
1	Si8421	IPC7351-Nominal:SOIC127P600X175-8	U12
1	TLV70233DBV	smd-semi:SOT-23-5	U9
1	VDRIVE	conn-test:TEST-SMD-SMALL	TP11
1	VSENSE	conn-test:TEST-SMD-SMALL	TP7
1	VSET	conn-test:TEST-SMD-SMALL	TP8

The 281 most common of 452 parts.

Questions

How big is the Mod12003 mod12003 PCB?

It measures 90 × 90 mm and has 2 copper layers, 1.6 mm thick.

What parts does the Mod12003 mod12003 use?

452 parts, built around the ATXMEGA32E5-M4U, LM358DGK, AOZ1282CI and MAX5215GUA+. The full list of its parts is on this page, with links to each part's symbol and footprint where PCBKit's library has them.

Where can I download the Mod12003 mod12003 KiCad files?

From the PCBench/PCBench repository on GitHub, at the commit this page was made from: the board is PCBs/mod12003_mod12003/processed.kicad_pcb. PCBKit opens the board in the browser, with nothing to install.

Can I use the Mod12003 mod12003 design in my own project?

Its repository publishes it under the MIT licence: you may reuse it on that licence's terms (keep the author's notice, and for a copyleft licence share your changes alike).

Category and platform

AVR (ATmega, ATtiny)

Project files

Show this board on your page

A live frame, for any web page

<iframe src="https://pcbkit.io/embed/boards/pcbench-pcbench-processed-18" title="Mod12003 mod12003 in PCBKit" width="100%" height="480" style="border:0;border-radius:12px" allow="fullscreen" loading="lazy"></iframe>

A picture

<img src="https://pcbkit.io/embed/boards/pcbench-pcbench-processed-18.jpg" alt="Mod12003 mod12003" width="1200" height="900">

A picture that opens the board, for a README

[![Mod12003 mod12003](https://pcbkit.io/embed/boards/pcbench-pcbench-processed-18.jpg?size=s)](https://pcbkit.io/boards/pcbench-pcbench-processed-18)

Source

Repository: PCBench/PCBench
Board file: PCBs/mod12003_mod12003/processed.kicad_pcb
Commit: dec3be7
Licence: MIT
Copies: 2 copies in 2 repositories

More from PCBench/PCBench

2 layers398.2 × 398.2 mm
LargeWordClock LargeKickstarter
PCBench/PCBench
resolution = [0.5, 0.5] pcbfolder = '../PCBs/' pcbnames = ["1Bitsy1bitsy"] iters = 30 env = PCBRoutingEnv(resolution=resolution, pcbfolder=pcbfolder, pcbnames=pcbnames) obs, info = env.reset() for in range(iters): act =…
1,591 parts21MIT
4 layers95 × 95 mm
Raw
PCBench/PCBench
resolution = [0.5, 0.5] pcbfolder = '../PCBs/' pcbnames = ["1Bitsy1bitsy"] iters = 30 env = PCBRoutingEnv(resolution=resolution, pcbfolder=pcbfolder, pcbnames=pcbnames) obs, info = env.reset() for in range(iters): act =…
455 parts21MIT
2 layers88.9 × 114.3 mm
Raw
PCBench/PCBench
resolution = [0.5, 0.5] pcbfolder = '../PCBs/' pcbnames = ["1Bitsy1bitsy"] iters = 30 env = PCBRoutingEnv(resolution=resolution, pcbfolder=pcbfolder, pcbnames=pcbnames) obs, info = env.reset() for in range(iters): act =…
190 parts21MIT
2 layers100 × 100 mm
Mod1base mod1base
PCBench/PCBench
resolution = [0.5, 0.5] pcbfolder = '../PCBs/' pcbnames = ["1Bitsy1bitsy"] iters = 30 env = PCBRoutingEnv(resolution=resolution, pcbfolder=pcbfolder, pcbnames=pcbnames) obs, info = env.reset() for in range(iters): act =…
187 parts21MIT
6 layers117 × 55 mm
KiwiSDR PCB kiwi
PCBench/PCBench
resolution = [0.5, 0.5] pcbfolder = '../PCBs/' pcbnames = ["1Bitsy1bitsy"] iters = 30 env = PCBRoutingEnv(resolution=resolution, pcbfolder=pcbfolder, pcbnames=pcbnames) obs, info = env.reset() for in range(iters): act =…
173 parts21MIT
4 layers143 × 74 mm
Kitspace lpa96
PCBench/PCBench
resolution = [0.5, 0.5] pcbfolder = '../PCBs/' pcbnames = ["1Bitsy1bitsy"] iters = 30 env = PCBRoutingEnv(resolution=resolution, pcbfolder=pcbfolder, pcbnames=pcbnames) obs, info = env.reset() for in range(iters): act =…
161 parts21MIT
2 layers101.6 × 99.7 mm
Raw
PCBench/PCBench
resolution = [0.5, 0.5] pcbfolder = '../PCBs/' pcbnames = ["1Bitsy1bitsy"] iters = 30 env = PCBRoutingEnv(resolution=resolution, pcbfolder=pcbfolder, pcbnames=pcbnames) obs, info = env.reset() for in range(iters): act =…
158 parts21MIT
4 layers36.1 × 32.7 mm
Kitspace tri panel 4up r0.1
PCBench/PCBench
resolution = [0.5, 0.5] pcbfolder = '../PCBs/' pcbnames = ["1Bitsy1bitsy"] iters = 30 env = PCBRoutingEnv(resolution=resolution, pcbfolder=pcbfolder, pcbnames=pcbnames) obs, info = env.reset() for in range(iters): act =…
157 parts21MIT
2 layers101.6 × 99.7 mm
Karabas nano karabas nano revB
PCBench/PCBench
resolution = [0.5, 0.5] pcbfolder = '../PCBs/' pcbnames = ["1Bitsy1bitsy"] iters = 30 env = PCBRoutingEnv(resolution=resolution, pcbfolder=pcbfolder, pcbnames=pcbnames) obs, info = env.reset() for in range(iters): act =…
147 parts21MIT
4 layers65 × 60 mm
Reworkctf reworkctf
PCBench/PCBench
resolution = [0.5, 0.5] pcbfolder = '../PCBs/' pcbnames = ["1Bitsy1bitsy"] iters = 30 env = PCBRoutingEnv(resolution=resolution, pcbfolder=pcbfolder, pcbnames=pcbnames) obs, info = env.reset() for in range(iters): act =…
143 parts21MIT
2 layers99.1 × 99.1 mm
Raw
PCBench/PCBench
resolution = [0.5, 0.5] pcbfolder = '../PCBs/' pcbnames = ["1Bitsy1bitsy"] iters = 30 env = PCBRoutingEnv(resolution=resolution, pcbfolder=pcbfolder, pcbnames=pcbnames) obs, info = env.reset() for in range(iters): act =…
77 parts21MIT
2 layers645.9 × 78.2 mm
Analog esr meter esr meter rev a
PCBench/PCBench
resolution = [0.5, 0.5] pcbfolder = '../PCBs/' pcbnames = ["1Bitsy1bitsy"] iters = 30 env = PCBRoutingEnv(resolution=resolution, pcbfolder=pcbfolder, pcbnames=pcbnames) obs, info = env.reset() for in range(iters): act =…
71 parts21MIT

Similar boards

4 layers160 × 90 mm
VESC controller
paltatech/VESC-controller
Made open source with KiCAD, an open source EDA tool.
342 parts356
2 layers68.6 × 53.4 mm
Wize shield
AllWize/AllWizeK1-hardware
hardware files
53 parts3LGPL-2.1
2 layers53.5 × 101.8 mm
Sony scopeman
lucysrausch/sony-scopeman
Hardware Design files of a replacement mainboard for the Sony Watchman FD-10. This turns it into a bluetooth and WiFi-enabled vector display.
135 parts69
4 layers65 × 35 mm
FlexiBMS
SimosMCmuffin/FlexiBMS_hardware
Open Source BMS developed by Simo Sihvonen (Simos MCmuffin) with the Esk8 community, for the Esk8 community
209 parts14
2 layers75.7 × 37.4 mm
Spectrometer
atx/spectrometer
Alpha spectrometer developed during my internship at the Institute at the Experimental and Applied Physics
270 parts2MIT
4 layers91.9 × 53.2 mm
Phoenix main board
Phalkon-Industries/phoenix-instrument
Git repo for the content of the new Phoenix ph handheld instrument.
117 parts2CERN-OHL-S-2.0
2 layers150 × 100 mm
DC Electronic Load
koson/KicadProject

245 parts
2 layers100 × 100 mm
VH3
laurapellizari/PBLE01---Hardware
Embedded hardware design for learning
90 parts