4 layers36.1 × 32.7 mm Kitspace tri panel 4up r0.1, the printed circuit board in 3D

Kitspace tri panel 4up r0.1

resolution = [0.5, 0.5] pcbfolder = '../PCBs/' pcbnames = ["1Bitsy1bitsy"] iters = 30 env = PCBRoutingEnv(resolution=resolution, pcbfolder=pcbfolder, pcbnames=pcbnames) obs, info = env.reset() for in range(iters): act =…

Open in PCBKit

Size: 36.1 × 32.7 mm
Copper layers: 4
Thickness: 1.6 mm
Parts: 157
Nets: 92
Pads: 657
Tracks, vias: 3,625, 259
Routed: Yes
KiCad: KiCad 5 (file 20171130)
Created: 28 Mar 2023
Updated: 18 Jan 2024

Overview

Kitspace tri panel 4up r0.1 is an open-source printed circuit board by PCBench, from the PCBench/PCBench repository on GitHub, published under the MIT licence. It is a 4-layer board of 36.1 × 32.7 mm with 157 parts on 92 nets, routed with 3,625 tracks and 259 vias.

It is built around the 74HC595 and LP0404N3T5G. Its parts include 120 diodes, 15 transistors, 5 ICs, 3 capacitors and 3 resistors.

Main components

README

README.md

PCBench: A Dataset for Printed Circuit Board Routing

PCBench is a dataset for PCB routing task, it includes a dataset consisting of 164 printed circuit boards (PCB), a data augmentation script to expand the dataset for supervised learning (SL) tasks, and a reinforcement learning (RL) environment.

Dataset

Folder Structure

All the PCB designs in our dataset are stored in the folder PCBs, where each PCB design is stored in a subfolder named {author/org}_{PCB_name}_{design_version(optional)}. Below is the folder structure of the dataset.

text

├── PCBs
│   ├── master_metadata.json
│   ├── subfolder1
│   │   ├── raw.kicad_pcb
│   │   ├── processed.kicad_pcb
│   │   ├── final.json
│   │   ├── metadata.json
│   │   ├── visual.png
│   ├── subfolder2
│   │   ├── raw.kicad_pcb
│   │   ├── processed.kicad_pcb
│   │   ├── final.json
│   │   ├── metadata.json
│   │   ├── visual.png
│   ├── ...

The raw.kicad_pcb is the raw PCB design file, process.kicad_pcb is the file after cleaning up, final.json stores only routing-related information used for ML tasks. metadata.json stores the meta information for each single PCB design. visual.png is a visualization of each single PCB design. master_meta.json contains metadata of all PCBs and global-level information.

PCB Routing Description Language (PCB-RDL)

We propose a JSON specification (final.json for each PCB design) called the PCB Routing Description Language (PCB-RDL) that expresses a PCB routing problem and its solutions intuitively using basic concepts in order to facilitate research into automated PCB routing using ML. Following figure shows is an example of PCB with marked components in PCB-RDL (Left) and it corrsponding PCB-RDL (Right).

PCB example

Data Augmentation

Run

The augmentation data can be generated with the script Scripts/Data_augmentation/augmentation.py. To generate 3 samples by randomly extracting 50% nets from the PCB 1Bitsy_1bitsy, please run the following command

text

cd Scripts/Data_augmentation/
python augmentation.py --num_samples 3 --net_ratio 0.5 --pcb_name 1Bitsy_1bitsy

Output

All the generated PCBs will be stored in the folder named augmented_data under Scripts/Data_augmentation/. In augmented_data, all the generated samples will be stored in a subfolder with the name of selected PCB. Each generated sample has the name sample_index.json. For example, the above command will generate the following file under Scripts/Data_augmentation/

text

├── augmented_data
│   ├── 1Bitsy_1bitsy
│   │   ├── 1.json
│   │   ├── 2.json
│   │   ├── 3.json

RL environment

Installation

The RL environment requires Python >= 3.7. You can simply install the environment with the following commands:

text

git clone https://github.com/PCBench/PCBench.git
cd PCBench
python setup.py install

After installation, open a Python console and type

text

from RLEnv.EnvLayer.PCBRoutingEnv import PCBRoutingEnv

If no error occurs, you have successfully installed the PCB routing environment.

API Usage

The following content shows an example of API usage of PCBRoutingEnv.

text

from RLEnv.EnvLayer.PCBRoutingEnv import PCBRoutingEnv
import random

resolution = [0.5, 0.5]
pcb_folder = '../PCBs/'
pcb_names = ["1Bitsy_1bitsy"]
iters = 30
env = PCBRoutingEnv(resolution=resolution, pcb_folder=pcb_folder, pcb_names=pcb_names)
obs, info = env.reset()
for _ in range(iters):
    act = random.randint(0,5)
    obs, rew, terminal, _, info = env.step(act)
    if terminal:
        env.reset()

You can find more examples of customizing functions of reward and state observation from RLEnv/examples.ipynb.

Parts

157

Qty	Value	Footprint	References
120	LED_ARGB	gkl_led:led_rbag_1515_dense	D1, D10, D11, D100, D101, D102, D103, D104, D105, D113, D114, D115, D116, D117, D118, D119 +104
15	LP0404N3T5G	Package_TO_SOT_SMD:SOT-883	Q1, Q2, Q3, Q4, Q5, Q6, Q7, Q8, Q9, Q10, Q11, Q12, Q13, Q14, Q15
4	LOGO	in_out	G*, G, G, G*
3	100nF	Capacitor_SMD:C_0402_1005Metric	C1, C2, C3
3	R	Resistor_SMD:R_0402_1005Metric	R1, R2, R3
3	TLC59025	gkl_misc:SSOP-24_slim	U1, U2, U3
2	74HC595	gkl_misc:TSSOP-16_slim	U4, U5
1	LOGO	gsd_logo_small	G***
1	input	gkl_conn:5034800600	J1
1	output	gkl_conn:5034800600	J2

The 153 most common of 157 parts.

Questions

How big is the Kitspace tri panel 4up r0.1 PCB?

It measures 36.1 × 32.7 mm and has 4 copper layers, 1.6 mm thick.

What parts does the Kitspace tri panel 4up r0.1 use?

157 parts, built around the 74HC595 and LP0404N3T5G. The full list of its parts is on this page, with links to each part's symbol and footprint where PCBKit's library has them.

Where can I download the Kitspace tri panel 4up r0.1 KiCad files?

From the PCBench/PCBench repository on GitHub, at the commit this page was made from: the board is PCBs/kitspace_tri_panel_4up_r0.1/processed.kicad_pcb. PCBKit opens the board in the browser, with nothing to install.

Can I use the Kitspace tri panel 4up r0.1 design in my own project?

Its repository publishes it under the MIT licence: you may reuse it on that licence's terms (keep the author's notice, and for a copyleft licence share your changes alike).

Project files

Show this board on your page

A live frame, for any web page

<iframe src="https://pcbkit.io/embed/boards/pcbench-pcbench-processed-12" title="Kitspace tri panel 4up r0.1 in PCBKit" width="100%" height="480" style="border:0;border-radius:12px" allow="fullscreen" loading="lazy"></iframe>

A picture

<img src="https://pcbkit.io/embed/boards/pcbench-pcbench-processed-12.jpg" alt="Kitspace tri panel 4up r0.1" width="1200" height="900">

A picture that opens the board, for a README

[![Kitspace tri panel 4up r0.1](https://pcbkit.io/embed/boards/pcbench-pcbench-processed-12.jpg?size=s)](https://pcbkit.io/boards/pcbench-pcbench-processed-12)

Source

Repository: PCBench/PCBench
Board file: PCBs/kitspace_tri_panel_4up_r0.1/processed.kicad_pcb
Commit: dec3be7
Licence: MIT

More from PCBench/PCBench

2 layers398.2 × 398.2 mm
LargeWordClock LargeKickstarter
PCBench/PCBench
resolution = [0.5, 0.5] pcbfolder = '../PCBs/' pcbnames = ["1Bitsy1bitsy"] iters = 30 env = PCBRoutingEnv(resolution=resolution, pcbfolder=pcbfolder, pcbnames=pcbnames) obs, info = env.reset() for in range(iters): act =…
1,591 parts21MIT
4 layers95 × 95 mm
Raw
PCBench/PCBench
resolution = [0.5, 0.5] pcbfolder = '../PCBs/' pcbnames = ["1Bitsy1bitsy"] iters = 30 env = PCBRoutingEnv(resolution=resolution, pcbfolder=pcbfolder, pcbnames=pcbnames) obs, info = env.reset() for in range(iters): act =…
455 parts21MIT
2 layers90 × 90 mm
Mod12003 mod12003
PCBench/PCBench
resolution = [0.5, 0.5] pcbfolder = '../PCBs/' pcbnames = ["1Bitsy1bitsy"] iters = 30 env = PCBRoutingEnv(resolution=resolution, pcbfolder=pcbfolder, pcbnames=pcbnames) obs, info = env.reset() for in range(iters): act =…
452 parts21MIT
2 layers88.9 × 114.3 mm
Raw
PCBench/PCBench
resolution = [0.5, 0.5] pcbfolder = '../PCBs/' pcbnames = ["1Bitsy1bitsy"] iters = 30 env = PCBRoutingEnv(resolution=resolution, pcbfolder=pcbfolder, pcbnames=pcbnames) obs, info = env.reset() for in range(iters): act =…
190 parts21MIT
2 layers100 × 100 mm
Mod1base mod1base
PCBench/PCBench
resolution = [0.5, 0.5] pcbfolder = '../PCBs/' pcbnames = ["1Bitsy1bitsy"] iters = 30 env = PCBRoutingEnv(resolution=resolution, pcbfolder=pcbfolder, pcbnames=pcbnames) obs, info = env.reset() for in range(iters): act =…
187 parts21MIT
6 layers117 × 55 mm
KiwiSDR PCB kiwi
PCBench/PCBench
resolution = [0.5, 0.5] pcbfolder = '../PCBs/' pcbnames = ["1Bitsy1bitsy"] iters = 30 env = PCBRoutingEnv(resolution=resolution, pcbfolder=pcbfolder, pcbnames=pcbnames) obs, info = env.reset() for in range(iters): act =…
173 parts21MIT
4 layers143 × 74 mm
Kitspace lpa96
PCBench/PCBench
resolution = [0.5, 0.5] pcbfolder = '../PCBs/' pcbnames = ["1Bitsy1bitsy"] iters = 30 env = PCBRoutingEnv(resolution=resolution, pcbfolder=pcbfolder, pcbnames=pcbnames) obs, info = env.reset() for in range(iters): act =…
161 parts21MIT
2 layers101.6 × 99.7 mm
Raw
PCBench/PCBench
resolution = [0.5, 0.5] pcbfolder = '../PCBs/' pcbnames = ["1Bitsy1bitsy"] iters = 30 env = PCBRoutingEnv(resolution=resolution, pcbfolder=pcbfolder, pcbnames=pcbnames) obs, info = env.reset() for in range(iters): act =…
158 parts21MIT
2 layers101.6 × 99.7 mm
Karabas nano karabas nano revB
PCBench/PCBench
resolution = [0.5, 0.5] pcbfolder = '../PCBs/' pcbnames = ["1Bitsy1bitsy"] iters = 30 env = PCBRoutingEnv(resolution=resolution, pcbfolder=pcbfolder, pcbnames=pcbnames) obs, info = env.reset() for in range(iters): act =…
147 parts21MIT
4 layers65 × 60 mm
Reworkctf reworkctf
PCBench/PCBench
resolution = [0.5, 0.5] pcbfolder = '../PCBs/' pcbnames = ["1Bitsy1bitsy"] iters = 30 env = PCBRoutingEnv(resolution=resolution, pcbfolder=pcbfolder, pcbnames=pcbnames) obs, info = env.reset() for in range(iters): act =…
143 parts21MIT
2 layers99.1 × 99.1 mm
Raw
PCBench/PCBench
resolution = [0.5, 0.5] pcbfolder = '../PCBs/' pcbnames = ["1Bitsy1bitsy"] iters = 30 env = PCBRoutingEnv(resolution=resolution, pcbfolder=pcbfolder, pcbnames=pcbnames) obs, info = env.reset() for in range(iters): act =…
77 parts21MIT
2 layers645.9 × 78.2 mm
Analog esr meter esr meter rev a
PCBench/PCBench
resolution = [0.5, 0.5] pcbfolder = '../PCBs/' pcbnames = ["1Bitsy1bitsy"] iters = 30 env = PCBRoutingEnv(resolution=resolution, pcbfolder=pcbfolder, pcbnames=pcbnames) obs, info = env.reset() for in range(iters): act =…
71 parts21MIT

Similar boards

4 layers105.1 × 45.2 mm
Gregdavill d20 hardware d20 tri r0 2 4x1
oomlout/oomlout_oomp_project_bot_v_2

664 parts
4 layers21 × 17.8 mm
XIAO ESP32 C6
MitkoDyakov/Calipatron
I design my own digital caliper based on STM32F103C8T6 blue pill.
83 parts47MIT
2 layers60 × 146.5 mm
Tilda6-bot
emfcamp/TiDAL-Hardware

88 parts4
4 layers21 × 17.8 mm
XIAO ESP32C3
bombarie/jaha-koo-eel
A robotic remote controlled eel. A prop for the play Haribo Kimchi.
68 parts1
4 layers21 × 17.8 mm
XIAO ESP32C3 v1.3
jeffmc6767/Blare-clock
This is my alarm clock with a display, buzzer and 4 buttons to customize it.
68 parts
4 layers21 × 17.8 mm
Seeed Studio XIAO nRF52840 v1.1
maxotar/activity-tracker

73 partsMIT
6 layers17.8 × 21.1 mm
Xiaobao
samchin/cablecat
a serial cable for UART, I2C and SPI
75 partsCERN-OHL-W-2.0
6 layers21 × 17.8 mm
XIAO nRF54l15
yuxiangcheng2002/KiCad-lib-ref

102 parts