2 layers27.4 × 63.2 mmStm32f breakoutapistol78/rv32Risc-V pipelined CPU and SoC written in SystemVerilog3 parts1
2 layers129 × 41.9 mmUsb host hubapistol78/rv32Risc-V pipelined CPU and SoC written in SystemVerilog61 parts1