CS48520S

Chipanalog

-40℃~+125℃ 1 1 1.5mA 20Mbps 256 3V~5.5V Half-Duplex Transceiver ±20kV SOIC-8 RS-485 / RS-422 ICs ROHS

Extended

Datasheetchipanalog/CS48520S

Category: RS 485 , RS 422 ICs
Package: SOIC-8
Pins: 8

Overview

The CS48520S is a RS 485 , RS 422 IC made by Chipanalog in a SOIC-8 package with 8 pins. -40℃~+125℃ 1 1 1.5mA 20Mbps 256 3V~5.5V Half-Duplex Transceiver ±20kV SOIC-8 RS-485 / RS-422 ICs ROHS.

PCBKit's library has its KiCad symbol (EasyEDA_Cloud:CA-IF4850HM, from EasyEDA) and its footprint (Package_SO:SOIC-8_3.9x4.9mm_P1.27mm, from KiCad's library), ready for a KiCad board. 6,881 are in stock at JLCPCB (part C5184817). 6 open-source boards in 2 repositories on GitHub use it.

Symbol

EasyEDA_Cloud:CA-IF4850HMFrom EasyEDA

Footprint

Package_SO:SOIC-8_3.9x4.9mm_P1.27mmFrom KiCad's library

From the datasheet

Supply, least: 3 V · VCC, recommended operating min · p. 5
Supply, most: 5.5 V · VCC, recommended operating max · p. 5
Supply, absolute maximum: 7 V · VCC, absolute max · p. 5
Works from: -40 °C · TA, operating ambient min · p. 5
Works up to: 125 °C · TA, operating ambient max · p. 5
Junction, hottest: 150 °C · TJ, absolute max · p. 5
Takes working: 950 µA · ICC, typical, driver and receiver enabled, no load, VCC = 5 V · p. 6
Takes at most: 1.5 mA · ICC, max, driver and receiver enabled, no load · p. 6
Takes asleep: 5 µA · ICC, max, driver and receiver disabled, no load · p. 6
Data rate, most: 20 Mbit/s · CS48520x, data rate max · p. 5
Junction to air (SOIC8): 120 K/W · junction to ambient · p. 5

What it is and has

Interface: Half-duplex RS-485 · p. 1
Data rate: 20 Mbps · p. 1
Protection: Current-limited driver and thermal shutdown · p. 1
Bus loading: 1/8 unit load, up to 256 bus nodes · p. 1
Failsafe: Open, shorted and idle bus protection · p. 1
Power sequencing: Glitch-free power-up and power-down · p. 1

Specifications

Parameter	Conditions	As printed	Page
电源电压 VCC	参照 GND，峰值	min -0.5 · max 7 V	5
总线电压 A，B VIO	参照 GND，峰值	min -8 · max 13 V	5
逻辑输入电压 DI，DE，REB VIO	最大值为 VCC + 0.3 V（上标 3 为备注）；最大电压不得超过 7V	min -0.3 V	5
逻辑输出电压 RO VIO	最大值为 VCC + 0.3 V（上标 3 为备注）；最大电压不得超过 7V	min -0.3 V	5
结温 TJ		max 150 °C	5
存储温度 TSTG		min -65 · max 150 °C	5
静电放电 VESD	人体模型（HBM），ANSI/ESDA/JEDEC JS-001；总线 A，B 到 GND；额定值 ±20 kV	max 20 kV	5
静电放电 VESD	人体模型（HBM），ANSI/ESDA/JEDEC JS-001；其它引脚；额定值 ±8 kV	max 8 kV	5
静电放电 VESD	器件充电模型（CDM），JEDEC JESD22-C101，所有引脚；额定值 ±2 kV	max 2 kV	5
静电放电[IEC] VESD	接触放电，IEC 61000-4-2；总线 A，B 到 GND；额定值 ±4 kV	max 4 kV	5
电源电压，参照 GND VCC		min 3 · typ 5 · max 5.5 V	5
总线输入电压 VIN		min -7 · max 12 V	5
高电平输入阈值 VIH	最大值为 VCC	min 2 V	5
低电平输入阈值 VIL		min 0 · max 0.8 V	5
差分负载电阻 RL		min 54 Ω	5
数据速率：CS48520x 1/tUI	CS48520S	max 20 Mbps	5
工作环境温度 TA		min -40 · max 125 °C	5
结温 TJ		min -40 · max 150 °C	5
芯片结到环境的热阻 RθJA	SOIC8	typ 120 °C/W	5
差分输出电压 \|VOD\|	RL = 60Ω，–7V ≤ Vtest ≤ 12V，见图 8-1	min 1.5 · typ 3.2 V	6
差分输出电压 \|VOD\|	RL = 60Ω，–7V ≤ Vtest ≤ 12V，4.5V ≤ VCC ≤ 5.5V，见图 8-1	min 2.1 · typ 3.2 V	6
差分输出电压 \|VOD\|	RL = 100Ω，CL = 50pF，见图 8-2	min 1.8 · typ 3.6 V	6
差分输出电压 \|VOD\|	RL = 54Ω，CL = 50pF，见图 8-2	min 1.5 · typ 3.2 V	6
差分输出电压变化 Δ\|VOD\|	RL = 54Ω 或 100Ω，CL = 50pF，见图 8-2	min -50 · max 50 mV	6
共模输出电压 VOC	典型值为 VCC/2	min 1 · max 3.3 V	6
稳态共模输出电压变化 ΔVOC(SS)	RL = 54Ω 或 100Ω，CL = 50pF，见图 8-2	min -50 · max 50 mV	6
共模输出电压变化峰峰值 VOC(PP)		typ 450 mV	6
驱动器短路输出电流 \|IOS\|	DE = VCC， –7V ≤ VO ≤ 12V，或 A 和 B 短接	typ 90 · max 150 mA	6
总线输入电流 II	DE = 0V，VCC = 0V 或 5.5V；VI = 5.5V	typ 70 · max 125 uA	6
总线输入电流 II	DE = 0V，VCC = 0V 或 5.5V；VI = –7V	min -100 · typ -40 uA	6
总线输入阻抗 RI	VA = –7V，VB = 12V 或 VA = 12V，VB = –7V	min 96 kΩ	6
正向输入阈值电压 VTH+		typ -110 · max -50 mV	6
负向输入阈值电压 VTH-		min -200 · typ -140 mV	6
输入迟滞电压 VHYS1		typ 30 mV	6
输出低电平 VOL	IOH = 4mA	typ 0.2 · max 0.4 V	6
高阻输出电流 IOZR	REB = VCC，VO = 0V 或 VCC	min -1 · max 1 uA	6
接收机短路输出电流 IOSR	REB = DE = 0V，见图 8-3	max 95 mA	6
输入电流（DI，DE，REB） IIN	0V ≤ VIN ≤ VCC	min -5 · max 5 uA	6
静态工作电流 ICC	驱动器和接收机使能，REB = 0V，DE = VCC，空载	typ 0.95 · max 1.5 mA	6
静态工作电流 ICC	驱动器使能，接收机关闭，REB = VCC，DE = VCC，空载	typ 0.55 · max 1 mA	6
静态工作电流 ICC	驱动器关闭，接收机使能，REB = 0V，DE = 0V，空载	typ 0.7 · max 1.1 mA	6
静态工作电流 ICC	驱动器关闭，接收机关闭，REB = VCC，DE = 0V，空载	max 5 uA	6
热关断温度 TSD		typ 200 °C	6
热关断迟滞 TSD		typ 25 °C	6

Parameters

Communication Mode: Half-Duplex
Current - Supply: 950uA
Current - Supply(Max): 1.5mA
Data Rate: 20Mbps
ESD Protect: ±20kV
Features: Enable shutdown
Junction Temperature(Max): 150℃
Number of Drivers: 1
Number of Nodes: 256
Number of Receivers: 1
Operating Temperature: -40℃~+125℃
Quiescent Supply Current: 1.5mA
Standby Current: 5uA
Thermal Resistance(Junction to Ambient): 120℃/W
Type: Transceiver
Voltage - Supply: 3V~5.5V
Voltage - Supply(Absolute Max): 7V

Order codes

CS48520SLCSC C5184817

Pinout

The pins of the CS48520S
Pin	Name	Type
1	RO	Unspecified
2	REB	Unspecified
3	DE	Unspecified
4	DI	Unspecified
5	GND	Unspecified
6	A	Unspecified
7	B	Unspecified
8	VCC	Unspecified

Open-source boards using it

All 6

6 layers55.2 × 62 mm
Radio board
tart-telescope/radio_module
Designs for the TART-3 electronics hardware
142 parts3GPL-3.0
2 layers31.8 × 57.2 mm
Vi Fi
Cooper7196/Vi-Fi

17 parts
4 layers100 × 71 mm
Baseboard
tart-telescope/radio_module
Designs for the TART-3 electronics hardware
40 parts3GPL-3.0
4 layers100 × 100 mm
Clock test
tart-telescope/radio_module
Designs for the TART-3 electronics hardware
42 parts3GPL-3.0
6 layers199.4 × 169 mm
Motherboard
tart-telescope/radio_module
Designs for the TART-3 electronics hardware
100 parts3GPL-3.0
6 layers168.8 × 105.3 mm
Motherboard 8
tart-telescope/radio_module
Designs for the TART-3 electronics hardware
57 parts3GPL-3.0

Show this part on your page

A live frame, for any web page

<iframe src="https://pcbkit.io/embed/parts/chipanalog/CS48520S" title="CS48520S in PCBKit" width="100%" height="480" style="border:0;border-radius:12px" allow="fullscreen" loading="lazy"></iframe>

A picture

<img src="https://pcbkit.io/embed/parts/chipanalog/CS48520S.jpg" alt="CS48520S" width="1200" height="900">

A picture that opens the part, for a README

[![CS48520S](https://pcbkit.io/embed/parts/chipanalog/CS48520S.jpg?size=s)](https://pcbkit.io/parts/chipanalog/CS48520S)

Questions

Is there a KiCad symbol and footprint for the CS48520S?

Yes. The symbol is EasyEDA_Cloud:CA-IF4850HM and the footprint Package_SO:SOIC-8_3.9x4.9mm_P1.27mm, both drawn on this page. PCBKit places them on a board for you when you design with it.

What package is the CS48520S?

SOIC-8, with 8 pins. Its footprint is drawn on this page.

Where is the CS48520S datasheet?

Chipanalog publishes it: the Datasheet link on this page opens it.

Where can I order the CS48520S?

JLCPCB lists it as part C5184817, with 6,881 in stock; the sellers' links on this page open their listings.

What can replace the CS48520S?

Parts like it in the library: the SP3485EN-L/TR by MaxLinear, the SP485EEN-L/TR by MaxLinear, the SN75176BD by Texas Instruments and the MAX485ESA+T by Maxim Integrated (Analog Devices). Check their datasheets: a part that fits the footprint may still differ in its ratings.

Which open-source boards use the CS48520S?

6 boards in 2 repositories on GitHub; the most starred are listed on this page, with their KiCad files.

CS48520S

Overview

Symbol

Footprint

From the datasheet

What it is and has

Specifications

Parameters

Order codes

Pinout

Open-source boards using it

Radio board

Vi Fi

Baseboard

Clock test

Motherboard

Motherboard 8

Show this part on your page

Questions

Is there a KiCad symbol and footprint for the CS48520S?

What package is the CS48520S?

Where is the CS48520S datasheet?

Where can I order the CS48520S?

What can replace the CS48520S?

Which open-source boards use the CS48520S?

Parts like it

SP3485EN-L/TR

SP485EEN-L/TR

SN75176BD

MAX485ESA+T

MAX13487EESA+T

THVD2450D

TP8485E-SR

SP3078EEN-L/TR