2 layers97.8 × 71.1 mm
Basic Clock
oli4wolf/Split-Flap-Display
Documentation for the Split-Flap-Display project with the apprentice
38 partsGPL-3.0
2 layers97.8 × 71.1 mm
Basic Clock
oli4wolf/Split-Flap-DisplayDocumentation for the Split-Flap-Display project with the apprentice
- Size
- 97.8 × 71.1 mm
- Copper layers
- 2
- Thickness
- 1.6 mm
- Parts
- 37
- Nets
- 23
- Pads
- 117
- Tracks, vias
- 110, 2
- Pours
- 14
- Routed
- Yes
- KiCad
- KiCad 5 (file 20171130)
- Created
- 2 Feb 2020
- Updated
- 26 Feb 2024
Overview
Basic Clock is an open-source printed circuit board by oli4wolf, from the oli4wolf/Split-Flap-Display repository on GitHub, published under the GPL-3.0 licence. It is a 2-layer board of 97.8 × 71.1 mm with 37 parts on 23 nets, routed with 110 tracks and 2 vias.
It is built around the ATMEGA328P-PU, MAX485ED and R-78E5.0-0.5. Its parts include 8 resistors, 7 capacitors, 4 ICs, 4 connectors and 3 switches. It belongs with the lEDs and displays boards and the AVR (ATmega, ATtiny) boards of this library.
Main components
3
ATMEGA328P-PU
DIP-28-300mil-40℃~+85℃ 1.8V~5.5V 10bit 1KB 20MHz 23 2KB 32KB 8 Bit AVR Built-in FLASH DIP-28-300mil Microcontrollers (MCU/MPU/SOC) ROHSMicrochip TechnologyMicrocontrollers (MCU/MPU/SOC)
MAX485ED
SOP-8-40℃~+85℃ 1 1 1mA 32 4.75V~5.25V 5Mbps Half-Duplex Transceiver ±8kV SOP-8 RS-485 / RS-422 ICs ROHSHTCRS-485 / RS-422 ICs
R-78E5.0-0.5
SIP,11.5x7.6mm-300mA、500mA -5V、5V 1 330uF、680uF 6.5V~36V、7V~31V 81%、90% Buck Short Circuit Protection SIP,11.5x7.6mm DC-DC Power Modules ROHSYLPTECDC-DC Power Modules
README
PCBs/Basic_Clock_v1.1/readme.mdVersion 1.1 Changes
- DIP for the RS485 Maxime microcontroller
- U-Numbers added
- Moved one wire 28v away from pin
- Changed Namings from GND to 0V
Parts
37| Qty | Value | Footprint | References |
|---|---|---|---|
| 4 | 100nF | Capacitor_THT:C_Rect_L7.0mm_W3.5mm_P5.00mm | C3, C5, C6, C7 |
| 4 | 10k | Resistor:R_Axial_DIN0309_L9.0mm_D3.2mm_P12.70mm_Horizontal | R4, R5, R6, R7 |
| 4 | MountingHole | MountingHole:MountingHole_3.2mm_M3_ISO14580 | H1, H2, H3, H4 |
| 3 | Conn_01x02_Female | Connector THT:PinSocket_1x02_P2.54mm_Vertical | J_I2C1, J_I2C2, J_POWER1 |
| 3 | SW_Push | Button THT:SW_PUSH_6mm_H5mm | SW2, SW3, SW4 |
| 2 | 22pf | Capacitor THT:C_Rect_L7.0mm_W3.5mm_P5.00mm | C1, C2 |
| 2 | Screw_Terminal_01x02 | TerminalBlock_RND:TerminalBlock_RND_205-00232_1x02_P5.08mm_Horizontal | J3, J4 |
| 1 | 120 | Resistor:R_Axial_DIN0309_L9.0mm_D3.2mm_P12.70mm_Horizontal | R8 |
| 1 | 16Mhz | Quartz:Crystal_HC49-4H_Vertical | Y1 |
| 1 | 1K | Resistor:R_Axial_DIN0309_L9.0mm_D3.2mm_P12.70mm_Horizontal | R3 |
| 1 | 1uF | Capacitor THT:CP_Radial_D5.0mm_P2.00mm | C4 |
| 1 | 240 | Resistor:R_Axial_DIN0309_L9.0mm_D3.2mm_P12.70mm_Horizontal | R1 |
| 1 | 720 | Resistor:R_Axial_DIN0309_L9.0mm_D3.2mm_P12.70mm_Horizontal | R2 |
| 1 | ATmega328P-PU | Package_DIP:DIP-28_W7.62mm_Socket | U2 |
| 1 | Conn_01x03_Female | Connector THT:PinSocket_1x03_P2.54mm_Vertical | J5 |
| 1 | Conn_01x04_Female | Connector THT:PinSocket_1x04_P2.54mm_Vertical | J1 |
| 1 | Conn_02x03_Odd_Even | Connector_PinSocket_2.54mm:PinSocket_2x03_P2.54mm_Vertical | ICSP1 |
| 1 | D | Diode THT:D_T-1_P10.16mm_Horizontal | D2 |
| 1 | LM317_TO-220 | TO SOT THT:TO-220-3_Vertical | U1 |
| 1 | MAX485E | MAX485:DIP794W47P254L991H457Q8 | U3 |
| 1 | Power LED | LED:LED_D5.0mm_Clear | D1 |
| 1 | R-78E5.0-0.5 | Converter_DCDC:Converter_DCDC_RECOM_R-78E-0.5_THT | U4 |
Questions
How big is the Basic Clock PCB?
It measures 97.8 × 71.1 mm and has 2 copper layers, 1.6 mm thick.
What parts does the Basic Clock use?
37 parts, built around the ATMEGA328P-PU, MAX485ED and R-78E5.0-0.5. The full list of its parts is on this page, with links to each part's symbol and footprint where PCBKit's library has them.
Where can I download the Basic Clock KiCad files?
From the oli4wolf/Split-Flap-Display repository on GitHub, at the commit this page was made from: the board is PCBs/Basic_Clock_v0.5/Basic_Clock.kicad_pcb. PCBKit opens the board in the browser, with nothing to install.
Can I use the Basic Clock design in my own project?
Its repository publishes it under the GPL-3.0 licence: you may reuse it on that licence's terms (keep the author's notice, and for a copyleft licence share your changes alike).
More from oli4wolf/Split-Flap-Display
4- 2 layers97.8 × 71.1 mm
Basic Clock
oli4wolf/Split-Flap-Display
Documentation for the Split-Flap-Display project with the apprentice
33 partsGPL-3.0 - 2 layers72.6 × 71.1 mm
Basic Clock
oli4wolf/Split-Flap-Display
Documentation for the Split-Flap-Display project with the apprentice
31 partsGPL-3.0 - 2 layers80 × 71.1 mm
Basic Clock
oli4wolf/Split-Flap-Display
Documentation for the Split-Flap-Display project with the apprentice
30 partsGPL-3.0
Similar boards
- 2 layers100 × 80 mm
Torqeedo pcb
antoinem01/torqeedo_motor
Arduino sketch to control a Torqeedo electric outboard motor over RS485, with speed control and safety switches
43 partsGPL-3.0 - 2 layers80 × 50 mm
IoT Enabled Smart RS-485-Modbus Sensor Node
sitlesh/IoT-Enabled-Smart-RS-485-Modbus-Sensor-Node
Industrial-grade Modbus RTU communication node featuring full galvanic isolation between the ATmega328P logic block and the RS485 network. Designed in KiCad with an optimized on-board LM2596 switching buck regulator.
24 parts - 2 layers148 × 84.5 mm
Panel daisy
ohmtech-rdi/eurorack-blocks
Software to Hardware Prototyping for Eurorack using C++, Max/Gen~ or Faust
259 parts410 - 2 layers63 × 58 mm
OPNpool r5
cvonk/OPNpool
Integrates the functionality of a Pentair pool controller into the smart home using ESP32 SoC.
17 parts102 - 2 layers68.6 × 53.3 mm
Protogasm Board V2
Edging-Machines/Edging-Machines
This repository is intended to contain as much information as possible about building, designing, prototyping, and using automated edging machines.
14 parts67MIT - 4 layers231 × 67 mm
- 2 layers127 × 114.3 mm
- 4 layers58.4 × 101.9 mm
Up5k osc
emeb/up5k_osc
The brute-force approach is to synthesize these analog waveforms at sufficiently high sample rates that the timing jitter becomes imperceptible.
137 parts36MIT