6 layers120 × 80 mm
Device
jayis1/hardware-design-lab
Full-cycle hardware device designs — each device in its own subfolder with architecture, schematics, PCB layout, and software stack
41 parts
4 layers34 × 28 mm
Full-cycle hardware device designs — each device in its own subfolder with architecture, schematics, PCB layout, and software stack
- Size
- 34 × 28 mm
- Copper layers
- 4
- Thickness
- 1.6 mm
- Parts
- 30
- Nets
- 39
- Pads
- 0
- Tracks, vias
- 0, 5
- Routed
- Not yet
- KiCad
- KiCad 6 (file 20211014)
- Created
- 12 Jun 2026
- Updated
- 6 Nov 2026
Overview
Device is an open-source printed circuit board by jayis1, from the jayis1/hardware-design-lab repository on GitHub. It is a 4-layer board of 34 × 28 mm with 30 parts on 39 nets.
It is built around the STM32G474CEU6, BMD-300-A-R and AD8429ARZ, with the ADS8866IDRCR, THS3091D and TPS63020DSJR among its other parts. Its parts include 12 ICs, 7 resistors, 4 capacitors, 4 inductors and 2 connectors. It belongs with the STM32 boards of this library.
Main components
11
STM32G474CEU6
UFQFPN-48(7x7)-40℃~+85℃ 1.71V~3.6V 128KB 12bit 12bit 170MHz 32 Bit 38 512KB ARM Cortex-M4F Built-in FLASH UFQFPN-48(7x7) Microcontrollers (MCU/MPU/SOC) ROHSSTMicroelectronicsMicrocontrollers (MCU/MPU/SOC)
BMD-300-A-R
SMD,14x9.8mmOTA (Over-The-Air) upgrade、Encryption function、Mesh networking SMD,14x9.8mm Bluetooth Modules ROHSu-bloxBluetooth Modules
AD8429ARZ
SOIC-8-18V~18V -40℃~+125℃ 1 100dB 100nV/℃ 15MHz 15pA/℃ 1nV/√Hz@1kHz 22V/us 300nA 30nA 35mA 36V 50uV 750ns 7mA 90dB SOIC-8 Instrumentation Amplifiers ROHSAnalog DevicesOperational Amplifier
ADS8866IDRCR
VSON-10(3x3)-40℃~+85℃ 0.8LSB 1 1.65V~3.6V、2.7V~3.6V 100kHz 16 50nA 93dB Built-in External Multi-chip synchronization No SAR SPI VSON-10(3x3) Analog to Digital Converters (ADC) ROHSTexas InstrumentsAnalog To Digital Converters (ADC)THS3091D
SOIC-8-15V~-5V、5V~15V -40℃~+85℃ 1 10V~30V 10uA 10uV/℃ 210MHz 225mA 2nV/√Hz@10kHz 4uA 69dB 7.3V/ns 9.5mA 900uV SOIC-8 Operational Amplifier ROHSTexas InstrumentsOperational Amplifier
TPS63020DSJR
VSON-14-EP(3x4)-40℃~+85℃@(TA) 1 1.2V~5.5V 1.8V~5.5V 2.4MHz 3A 50uA Adjustable Buck-Boost Buck-Boost Built-in Yes VSON-14-EP(3x4) DC-DC Converters ROHSTexas InstrumentsDC-DC Converters
W25Q128JVSIQ
SOIC-8-208mil-40℃~+85℃ 100,000 cycles 120ms@(32KB) 128Mbit 133MHz 1uA 2.7V~3.6V 20 Years 3ms Power-on reset、Hardware write protection、Software write protection、Write enable latch、Absolute write protection SPI SOIC-8-208mil NOR FLASH ROHSWinbondNOR FLASH
AP2112K-3.3
SOT253.3V 600mA CMOS Low Dropout Linear Regulator with EnableDiodes IncorporatedUncategorised
MAX7403CPA+
PDIP-8Switched Capacitor FiltersMaxim Integrated (Analog Devices)
TP4056
ESOP-8-40℃~+85℃ 1 1A 35uA 4.2V 4V~6.5V Charging IC Lithium Battery Support Support 恒流充电、恒压充电、涓流充电、自动再充电、充电终止、可编程充电电流、软启动、欠压锁定 ESOP-8 Battery Management ROHSUMWBattery Management
VL53L0X
LGA-12LGA-12 New Arrivals ROHSSTMicroelectronicsUncategorised
README
README.mdHardware Design Lab
Author: jayis1
Full-cycle, open-source hardware device designs — from concept to KiCad schematics to production firmware to companion mobile apps. Every device is fully open: schematics, board layouts, C/Python firmware, and React Native apps. Each device lives in its own subfolder with complete deliverables.
What's Inside Every Device
Every device folder contains the full stack — not just docs, but real buildable artifacts:
| Category | Files | Description |
|---|---|---|
| Engineering Docs | phase1_conceptual_architecture.md → phase4_software_stack.md | 4-phase design process: requirements, BOM & netlists, PCB layout rules, software stack |
| KiCad Schematics | kicad/*.kicad_pro, *.kicad_sch, *.kicad_pcb | Full schematic with real component symbols, net labels, power flags, and board outline with placed footprints |
| C/Python Firmware | firmware/main.c, registers.h, board.h, drivers/, Makefile | Production-quality MCU firmware — init code, drivers with DMA, USB descriptors, wire protocol |
| React Native App | app/App.js, screens/, components/, utils/protocol.js, package.json | Companion mobile app for device control, configuration, and status display |
Design Methodology
Every device follows the same rigorous 4-phase process:
| Phase | Document | Contents |
|---|---|---|
| Phase 1 | phase1_conceptual_architecture.md | Purpose, performance targets, constraints, block diagram, bus topology, power domains |
| Phase 2 | phase2_component_selection_schematics.md | BOM with real part numbers, pinouts/MUX tables, decoupling networks, netlists, impedance matching |
| Phase 3 | phase3_pcb_blueprints_layout.md | PCB stackup, routing rules, length matching, via strategy, thermal management, DFM notes |
| Phase 4 | phase4_software_stack.md | MMIO/register defs, clock & GPIO init (production C), critical device driver, device tree, bootloader |
Devices
| # | Device | Status | Description |
|---|---|---|---|
| 1 | eag-7000/ — Edge AI Gateway | ✅ Docs complete, KiCad/firmware/app pending | i.MX8MP + Hailo-8 NPU, 30 TOPS, fanless industrial, 2×2.5GbE, CAN-FD |
| 2 | chronos-rtk/ — Dual-Frequency RTK GNSS Receiver | ✅ Complete | ZED-F9P + STM32L4 + LoRa mesh, cm-level positioning, 868/915 MHz ISM |
| 3 | vortex-sdr/ — Portable SDR Spectrum Analyzer | ✅ Complete | STM32H743 + iCE40UP5K FPGA + ADF4351 PLL, 100kHz–6GHz, dual-FFT waterfall |
| 4 | web-slack-ledger/ — WebSlack Ledger | Build-tested prototype; physical validation pending | Two-encoder differential travel and reversal ledger for slow hand-fed strip fixtures |
| 5 | slip-window/ — Slip Window | Build-tested prototype; physical validation pending | Slip-casting cradle residence, interrupted draining, longest drain segment, and mold-opening notebook |
| 6 | stencil-orbit/ — Stencil Orbit | Build-tested prototype; physical validation pending | Manual screen-printing carousel station index, registration continuity and per-station tool-use notebook |
| 7 | crossover-track/ — Crossover Track | Build-tested prototype; physical validation pending | Four-contact cart trial recorder and guided ABBA lane-swap comparison separating cart and lane time contrasts |
| 8 | takeup-atlas/ — Takeup Atlas | Build-tested prototype; physical validation pending | Two-shaft reversal trials recording first output response, three-edge confirmation and rejected attempts in hand-operated mechanisms |
| 9 | chord-window/ — Chord Window | Build-tested prototype; physical validation pending | Four-switch chord press spread, shared hold and release timing before keyboard filtering, with local policy comparison |
| 10 | detent-loop/ — Detent Loop | Build-tested prototype; physical calibration pending | Hand-operated sliding-catch force–travel loops with explicit zero, turnaround, signed work and local evidence export |
| 11 | tilt-break/ — Tilt Break | Build-tested prototype; physical calibration pending | Manual incline home-departure resistance brackets and independently qualified downstream puck arrival |
| 12 | pipette-path/ — Pipette Path | Build-tested prototype; physical training validation pending | Two-stop manual pipette plunger sequence recorder with operator-declared source immersion; not a volume calibrator |
| 13 | flow-pause/ — Flow Pause | Build-tested prototype; physical validation pending | Declared-supply hopper discharge silence, intervention precedence and recovery notebook; not a blockage detector |
| 14 | sieve-shuttle/ — Sieve Shuttle | Build-tested prototype; physical validation pending | Four-zone manual sieving motion matrix, opposite-axis traversals, same-zone returns and longest directional runs; not separation efficiency |
| 15 | bellows-phase/ — Bellows Phase | Build-tested prototype; physical validation pending | Direction-conditioned inlet/outlet flap-position intervals across manual bellows strokes; not airflow or efficiency |
| 16 | shutter-quartet/ — Shutter Quartet | Build-tested prototype; optical validation pending | Four-point fragmented exposure, missing-point and reopening notebook for slow hand-operated teaching shutters; not camera calibration |
| 17 | coupon-transit/ — Coupon Transit | Build-tested prototype; physical validation pending | Two-holder rack-to-rack transfer durations, same-rack returns and interrupted-observation notebook; not specimen identity or treatment verification |
| 18 | pattern-sled/ — Pattern Sled | Build-tested prototype; physical validation pending | Three-track mechanical program-strip repeat comparator with a learned sixteen-word reference, per-position mismatches and terminal alignment-loss diagnostics |
| 19 | kit-multiset/ — Kit Multiset | Build-tested prototype; physical validation pending | Tray-delimited unordered 2:1:1 bin-paddle recipe declarations, conservative abandonment and local evidence export; not inspected part quantities |
| 20 | shim-bracket/ — Shim Bracket | Build-tested prototype; physical validation pending | Indexed feeler-gauge fit/refusal declarations with persistent monotonicity contradictions; not calibrated gap measurement |
| 21 | catch-witness/ — Catch Witness | Build-tested prototype; physical validation pending | Settled-latch reopening notebook with expiring handle/tug associations and separate unseated, unexplained and aborted outcomes; not a retention-force gauge |
| 22 | beat-aperture/ — Beat Aperture | Build-tested prototype; physical validation pending | Two-pendulum return apertures retaining zero, single and multiple comparison returns within each reference cycle; not continuous phase measurement |
| 23 | grip-lattice/ — Grip Lattice | Build-tested prototype; physical validation pending | Footswitch-delimited three-zone dummy-handle contact combinations, segment lengths and explicit unknown intervals; not a force or ergonomic assessment instrument |
EAG-7000 — Edge AI Gateway
A high-performance, fanless industrial Edge AI Gateway for real-time ML inference at the network edge.
System Specifications
| Parameter | Value |
|---|---|
| AI Throughput | ≥30 TOPS INT8 (2.3 TOPS SoC + 26 TOPS Hailo-8) |
| CPU | NXP i.MX8M Plus — 2× Cortex-A72 @ 2.0 GHz + 1× Cortex-M4F @ 800 MHz |
| Memory | 2× Micron MT53D512M32D4DS — 8GB LPDDR4X @ 4267 MT/s |
| Storage | 32GB eMMC 5.1 (boot) + 128GB NVMe M.2 2242 (data) |
| Networking | 2× 2.5GbE (AQR111C) + 1× 5GbE USB-C |
| Industrial IO | 2× CAN-FD, 3× SPI, 4× I2C, 5× UART, 1× MIPI-CSI2 |
| Power | 12V DC / PoE+ (802.3at), ≤15W typical, 25W peak |
| Form Factor | 100mm × 72mm × 25mm, DIN-rail mountable |
| Operating Temp | -40°C to +85°C (industrial) |
Key Design Decisions
- i.MX8M Plus over Rockchip RK3588 — 15-year industrial availability, verified -40°C to 85°C
- LPDDR4X over DDR4 — 1.1V IO for passive cooling at 15W TDP
- eMMC boot over SD card — vibration reliability in industrial environments
- Hailo-8 M.2 accelerator — 26 TOPS at 2.5W, best TOPS/W in form factor
- Dual CAN-FD via SPI (MCP2518FD) — M4F handles real-time fieldbus with <1ms response
Vortex-SDR — Portable SDR Spectrum Analyzer
A portable, handheld spectrum analyzer covering 100 kHz to 6 GHz with dual-channel FFT, real-time waterfall display, capacitive touchscreen, and BLE companion app. Designed for RF engineers, ham radio operators, and EMC compliance testing.
System Specifications
| Parameter | Value |
|---|---|
| Frequency Range | 100 kHz – 6 GHz (dual-conversion superheterodyne) |
| MCU | STM32H743ZIT6 — Cortex-M7 @ 480 MHz, 1MB Flash, 1MB RAM |
| FPGA | Lattice iCE40UP5K — FFT/waterfall acceleration |
| PLL Synthesizer | ADF4351 — 35 MHz to 4.4 GHz (6 GHz with ADF5002 prescaler) |
| ADC | AD9645 — 14-bit, 61.44 MSPS dual-channel |
| Display | ILI9341 — 2.8" 320×240 TFT with capacitive touch |
| BLE | nRF52840 — 2 Mbps BLE 5.0 companion link |
| Power | 3.7V LiPo (TPS62A02 buck + AMS1117 LDO), USB-C charging |
| Form Factor | 120mm × 75mm × 18mm, handheld |
| Operating Temp | -20°C to +55°C (commercial) |
Key Design Decisions
- STM32H743 over STM32F4 — Cortex-M7 @ 480 MHz for real-time FFT processing, dual-issue FPU
- iCE40UP5K FPGA for FFT offload — 5280 LUTs, on-chip RAM for windowing and averaging
- Dual-conversion architecture — 1st LO (ADF4351) + 10.7 MHz IF for image rejection
- AD9645 dual ADC — simultaneous I/Q sampling, 14-bit resolution for dynamic range
- Battery-powered with USB-C — TPS62A02 2A buck for efficiency, MCP73871 charger
License
| Component | License |
|---|---|
| Hardware design (KiCad) | CERN-OHL-S v2 |
| C firmware & drivers | GPL-2.0 |
| Python tools & scripts | MIT |
| React Native companion apps | MIT |
Parts
30| Qty | Value | Footprint | References |
|---|---|---|---|
| 2 | 100k | Resistor_SMD:R_0805_2012Metric | R5, R6 |
| 2 | 100nF | Capacitor_SMD:C_0402_1005Metric | C1, C2 |
| 2 | 10k | Resistor_SMD:R_0402_1005Metric | R1, R2 |
| 2 | 4k7 | Resistor_SMD:R_0402_1005Metric | R3, R4 |
| 1 | 10uF | Capacitor_SMD:C_0805_2012Metric | C3 |
| 1 | 10uH | Inductor_SMD:L_0603_1608Metric | L1 |
| 1 | 1uF | Capacitor_SMD:C_0603_1608Metric | C4 |
| 1 | 220 | Resistor_SMD:R_0603_1608Metric | R7 |
| 1 | 22uH | Inductor_SMD:L_0805_2012Metric | L2 |
| 1 | AD8429ARZ | Package_SO:SOIC-8_3.9x4.9mm_P1.27mm | U3 |
| 1 | ADS8866IDRCR | Package_DFN_QFN:DFN-8-1EP_3x3mm_P0.5mm_EP1.7x2.4mm | U4 |
| 1 | AP2112K-3.3 | Package_TO_SOT_SMD:SOT-23-3 | U11 |
| 1 | BMD-300 | RF_Module:BMD-300 | U6 |
| 1 | Excitation_Coil | Connector_Coil:Probe_Coil | L3 |
| 1 | LM7660IN | Package_SO:SOIC-8_3.9x4.9mm_P1.27mm | U10 |
| 1 | MAX7403CPA | Package_SO:SOIC-8_3.9x4.9mm_P1.27mm | U5 |
| 1 | SH1106_1.3_OLED | Display:OLED_128x64_1.3in_SH1106 | DISP1 |
| 1 | STM32G474CEU6 | Package_DFN_QFN:QFN-68-1EP_7x7mm_P0.35mm | U1 |
| 1 | SWD | Connector_PinHeader_2.54mm:PinHeader_1x04 | J2 |
| 1 | Sense_Coil | Connector_Coil:Probe_Coil | L4 |
| 1 | THS3091D | Package_SO:SOIC-8_3.9x4.9mm_P1.27mm | U2 |
| 1 | TP4056 | Package_DFN:TP4056 | U12 |
| 1 | TPS63020DSJR | Package_TO_SOT_SMD:SOT-23-6 | U9 |
| 1 | USB-C | Connector_USB:USB-C_Receptacle_HRO | J1 |
| 1 | VL53L0X | Sensor_VL53L0X:VL53L0X | U8 |
| 1 | W25Q128JVSIQ | Package_SO:SOIC-16_3.9x9.9mm_P1.27mm | U7 |
More from jayis1/hardware-design-lab
12- 4 layers42 × 85 mm
Device
jayis1/hardware-design-lab
Full-cycle hardware device designs — each device in its own subfolder with architecture, schematics, PCB layout, and software stack
26 parts - 2 layers120 × 18 mm
Device
jayis1/hardware-design-lab
Full-cycle hardware device designs — each device in its own subfolder with architecture, schematics, PCB layout, and software stack
25 parts - 4 layers85 × 52 mm
Device
jayis1/hardware-design-lab
Full-cycle hardware device designs — each device in its own subfolder with architecture, schematics, PCB layout, and software stack
24 parts - 160 × 120 mm
Device
jayis1/hardware-design-lab
Full-cycle hardware device designs — each device in its own subfolder with architecture, schematics, PCB layout, and software stack
24 parts - 5 layers62 × 52 mm
Tideband
jayis1/hardware-design-lab
Full-cycle hardware device designs — each device in its own subfolder with architecture, schematics, PCB layout, and software stack
24 parts - 2 layers95 × 65 mm
Cryo sentinel
jayis1/hardware-design-lab
Full-cycle hardware device designs — each device in its own subfolder with architecture, schematics, PCB layout, and software stack
23 parts - 4 layers120 × 80 mm
Device
jayis1/hardware-design-lab
Full-cycle hardware device designs — each device in its own subfolder with architecture, schematics, PCB layout, and software stack
23 parts - 2 layers80 × 50 mm
Device
jayis1/hardware-design-lab
Full-cycle hardware device designs — each device in its own subfolder with architecture, schematics, PCB layout, and software stack
22 parts - 4 layers95 × 62 mm
Device
jayis1/hardware-design-lab
Full-cycle hardware device designs — each device in its own subfolder with architecture, schematics, PCB layout, and software stack
21 parts - 4 layers19 × 38 mm
Grainguard
jayis1/hardware-design-lab
Full-cycle hardware device designs — each device in its own subfolder with architecture, schematics, PCB layout, and software stack
21 parts - 4 layers72 × 44 mm
Device
jayis1/hardware-design-lab
Full-cycle hardware device designs — each device in its own subfolder with architecture, schematics, PCB layout, and software stack
21 parts
Similar boards
- 2 layers45 × 25 mm
Device
jayis1/hacker-devices
Full-cycle hardware designs for security research devices — each device is a subfolder with its own README, schematics, PCB layout, and software stack
15 parts2 - 4 layers40.1 × 60.5 mm
- 4 layers90 × 80 mm
- 4 layers145 × 50.8 mm
- 4 layers83 × 19 mm
FEA BaselineRestore
anvargasl/CosmicWatch-gamma-spectroscopy-PCB
Handling versions of CosmicWatch pcb design, reusing V2 DC to DC booster and implementing new peak detection designa.
83 parts2 - 2 layers108 × 95.3 mm
Blue Wizard
wizarddata/Blue-Wizard-Mod
Bluetooth Controller for the Kinesis Advantage line of keyboards using the BlueMicro firmware
47 parts38 - 2 layers126 × 100.4 mm
- 2 layers35 × 47 mm
Rythm badge tudelft
TUDelft-SPC-Lab/spcl_midge_hardware
Hardware design files for the SPC lab MIDGE wearable devices for in-the-wild social data collection.
42 parts1MIT
Questions
How big is the Device PCB?
It measures 34 × 28 mm and has 4 copper layers, 1.6 mm thick.
What parts does the Device use?
30 parts, built around the STM32G474CEU6, BMD-300-A-R, AD8429ARZ and ADS8866IDRCR. The full list of its parts is on this page, with links to each part's symbol and footprint where PCBKit's library has them.
Where can I download the Device KiCad files?
From the jayis1/hardware-design-lab repository on GitHub, at the commit this page was made from: the board is alloyscan/kicad/device.kicad_pcb. PCBKit opens the board in the browser, with nothing to install.
Can I use the Device design in my own project?
Its repository states no licence, so its author keeps all rights: ask jayis1 before reusing the design.