
Device
jayis1/hacker-devices
Full-cycle hardware designs for security research devices — each device is a subfolder with its own README, schematics, PCB layout, and software stack

Full-cycle hardware designs for security research devices — each device is a subfolder with its own README, schematics, PCB layout, and software stack
Device is an open-source printed circuit board by jayis1, from the jayis1/hacker-devices repository on GitHub. It is a 4-layer board of 45 × 25 mm with 11 parts on 41 nets, routed with 35 tracks and 0 vias.
It is built around the STM32H730VBT6, ICE40UP5K-SG48I and TPS62743YFP. Its parts include 8 ICs and 3 connectors. It belongs with the STM32, nRF52 and nRF5x and FPGA and CPLD boards of this library.
A collection of fully open-source hardware designs for legitimate security research and pentesting. Every device is complete end-to-end: engineering docs, KiCad schematics & PCB layouts, production C/Python firmware, and React Native companion apps. Build it, flash it, run the app, start researching.
No half-finished reference designs. Each device folder contains the full stack:
| Category | Files | Description |
|---|---|---|
| Engineering Docs | phase1_conceptual_architecture.md → phase4_software_stack.md | 4-phase design process: requirements, BOM & netlists, PCB layout rules, software stack |
| KiCad Schematics | kicad/*.kicad_pro, *.kicad_sch, *.kicad_pcb | Full schematic with real component symbols, net labels, power flags, and board outline with placed footprints |
| C/Python Firmware | firmware/main.c, registers.h, board.h, drivers/, Makefile | Production-quality MCU firmware — init code, drivers with DMA, USB descriptors, wire protocol |
| React Native App | app/App.js, screens/, components/, utils/protocol.js, package.json | Companion mobile app for device control, configuration, real-time status, and data capture |
Every device follows a rigorous 4-phase process:
| Phase | Document | Contents |
|---|---|---|
| Phase 1 | phase1_conceptual_architecture.md | Purpose, performance targets, constraints, block diagram, bus topology, power domains |
| Phase 2 | phase2_component_selection_schematics.md | BOM with real part numbers, pinouts/MUX tables, decoupling networks, netlists, impedance matching |
| Phase 3 | phase3_pcb_blueprints_layout.md | PCB stackup, routing rules, length matching, via strategy, thermal management, DFM notes |
| Phase 4 | phase4_software_stack.md | MMIO/register defs, clock & GPIO init (production C), critical device driver, device tree, bootloader |
| # | Device | Status | Description |
|---|---|---|---|
| 1 | wifi-pentest-dongle/ | ✅ Complete | 802.11ax monitor/inject, deauth, PMKID capture |
| 2 | rf-transceiver-tool/ | ✅ Complete | Sub-GHz + 2.4GHz multi-protocol (CC1101 + nRF24) |
| 3 | badusb-injector | ⏳ Queued | HID emulation payload injector, multi-profile |
| 4 | nfc-rfid-cloner | ⏳ Queued | 13.56MHz + 125kHz, Mifare/EM4100 |
| 5 | network-tap-mitm | ⏳ Queued | 2× GbE transparent bridge, packet capture |
| 6 | can-bus-analyzer | ⏳ Queued | OBD-II + CAN-FD, automotive pentest |
| 7 | sdr-keyfob-replay | ⏳ Queued | 433/315MHz keyfob capture & replay |
| 8 | ble-sniffer-spoofer | ⏳ Queued | nRF52, advertisement inject, GATT fuzz |
| 9 | imsi-catcher-detector | ⏳ Queued | LTE/4G SDR analysis |
| 10 | biometric-bypass-toolkit | ⏳ Queued | Fingerprint emulation, RFID clone for access control |
| Component | License |
|---|---|
| Hardware design (KiCad) | CERN-OHL-S v2 |
| C firmware & drivers | GPL-2.0 |
| Python tools & scripts | MIT |
| React Native companion apps | MIT |
| Qty | Value | Footprint | References |
|---|---|---|---|
| 1 | FPC_22P_0.5mm | Connector_FFC-FPC:FPC_0.5mm_22P | J3 |
| 1 | MicroSD | Connector_Card:microSD_HC_Hirose_DM3D-SF | J2 |
| 1 | SSD1306_OLED | Display OLED:OLED_0.96_I2C | U9 |
| 1 | STM32H730VBT6 | Package_QFP:LQFP-48_7x7mm_P0.5mm | U1 |
| 1 | TC358746XBG | Package_BGA:Toshiba_BGA-84_7x7mm_P0.4mm | U3 |
| 1 | TPS62743 | Package_BGA:DSBGA-6_1.5x1.5mm_P0.5mm | U11 |
| 1 | USB_C_16P | Connector_USB:USB_C_Receptacle_HRO_TYPE-C-31-M-12 | J1 |
| 1 | W25Q256JVSIQ | Package_SO:SOIC-16W_5.3x10.2mm_P1.27mm | U8 |
| 1 | bq24074 | Package_DFN_QFN:VQFN-10-1EP_2.5x2.5mm_P0.5mm | U10 |
| 1 | iCE40-UP5K-SG48 | Package_DFN_QFN:QFN-48-1EP_7x7mm_P0.5mm_EP5.15x5.15mm | U2 |
| 1 | nRF52840-M2 | RF_Module:u-blox_NINA-B3 | U7 |
It measures 45 × 25 mm and has 4 copper layers, 1.2 mm thick.
11 parts, built around the STM32H730VBT6, ICE40UP5K-SG48I and TPS62743YFP. The full list of its parts is on this page, with links to each part's symbol and footprint where PCBKit's library has them.
From the jayis1/hacker-devices repository on GitHub, at the commit this page was made from: the board is prism-tap/kicad/device.kicad_pcb. PCBKit opens the board in the browser, with nothing to install.
Its repository states no licence, so its author keeps all rights: ask jayis1 before reusing the design.

jayis1/hacker-devices
Full-cycle hardware designs for security research devices — each device is a subfolder with its own README, schematics, PCB layout, and software stack

jayis1/hacker-devices
Full-cycle hardware designs for security research devices — each device is a subfolder with its own README, schematics, PCB layout, and software stack

jayis1/hacker-devices
Full-cycle hardware designs for security research devices — each device is a subfolder with its own README, schematics, PCB layout, and software stack

jayis1/hacker-devices
Full-cycle hardware designs for security research devices — each device is a subfolder with its own README, schematics, PCB layout, and software stack

jayis1/hacker-devices
Full-cycle hardware designs for security research devices — each device is a subfolder with its own README, schematics, PCB layout, and software stack

jayis1/hacker-devices
Full-cycle hardware designs for security research devices — each device is a subfolder with its own README, schematics, PCB layout, and software stack

jayis1/hacker-devices
Full-cycle hardware designs for security research devices — each device is a subfolder with its own README, schematics, PCB layout, and software stack

jayis1/hacker-devices
Full-cycle hardware designs for security research devices — each device is a subfolder with its own README, schematics, PCB layout, and software stack

jayis1/hacker-devices
Full-cycle hardware designs for security research devices — each device is a subfolder with its own README, schematics, PCB layout, and software stack

jayis1/hacker-devices
Full-cycle hardware designs for security research devices — each device is a subfolder with its own README, schematics, PCB layout, and software stack

jayis1/hacker-devices
Full-cycle hardware designs for security research devices — each device is a subfolder with its own README, schematics, PCB layout, and software stack

jayis1/hacker-devices
Full-cycle hardware designs for security research devices — each device is a subfolder with its own README, schematics, PCB layout, and software stack

stephan-biomedical-engineer/Electroencephalogram
This project focuses on developing a wearable Electroencephalogram (EEG) device, integrating key concepts from Internet of Things (IoT) and embedded systems for biopotential acquisition.



im-tomu/fomu-hardware
Tomu FPGA (Fomu for short), a FPGA which fits inside your USB port!



jlcjak/frameoscope
oscilloscope expansion card / module for framework laptops

tinyvision-ai-inc/pico2-ice
Doc | Hardware | SDK | Schematic | Assembly | Discord