
Microcontroller
bountylabs/blocks-with-screens
It's a Twitterversary block, but with a screen and the internet.

The LIS2DW12 is an accelerometer made by STMicroelectronics in a LGA-12(2x2) package with 12 pins. -40℃~+85℃ 1.62V~3.6V 16bit 50nA Accelerometer Motion event detection SPI、I2C X,Y,Z ±16g LGA-12(2x2) Accelerometers ROHS.
PCBKit's library has its KiCad symbol (EasyEDA_Cloud:LIS2DUX12TR, from EasyEDA) and its footprint (4ms_Package_QFP:LGA-12_2x2mm_P0.5mm, from KiCad's library), ready for a KiCad board. 31,837 are in stock at JLCPCB (part C189624). 14 open-source boards in 13 repositories on GitHub use it.
| Parameter | Conditions | As printed | Page |
|---|---|---|---|
| Supply voltage Vdd | min 1.62 · typ 1.8 · max 3.6 V | 13 | |
| I/O pins supply voltage Vdd_IO | Maximum Vdd+0.1 V | min 1.62 V | 13 |
| Current consumption in High-Performance Mode IddHR | ODR range 12.5 Hz - 1600 Hz, 14-bit; low-noise setting disabled | typ 90 uA | 13 |
| Current consumption in Low-Power Mode IddLP | ODR 100 Hz; Low-Power Mode 1; low-noise setting disabled | typ 5 uA | 13 |
| Current consumption in Low-Power Mode IddLP | ODR 50 Hz; Low-Power Mode 1; low-noise setting disabled | typ 3 uA | 13 |
| Current consumption in Low-Power Mode IddLP | ODR 12.5 Hz; Low-Power Mode 1; low-noise setting disabled | typ 1 uA | 13 |
| Current consumption in Low-Power Mode IddLP | ODR 1.6 Hz; Low-Power Mode 1; low-noise setting disabled | typ 0.38 uA | 13 |
| Current consumption in power-down Idd_PD | typ 50 nA | 13 | |
| Digital low-level output voltage VOL | IOL = 4 mA | max 0.2 V | 13 |
| SCL clock frequency fSCL | Fast mode plus | min 0 · max 1 MHz | 17 |
| Hold time (repeated) START condition tHD;STA | Fast mode plus | min 260 ns | 17 |
| Low period of the SCL clock tLOW | Fast mode plus | min 500 ns | 17 |
| High period of the SCL clock tHIGH | Fast mode plus | min 260 ns | 17 |
| Setup time for a repeated START condition tSU;STA | Fast mode plus | min 260 ns | 17 |
| Data hold time tHD;DAT | Fast mode plus | min 0 ns | 17 |
| Data setup time tSU;DAT | Fast mode plus | min 50 ns | 17 |
| Rise time of SDA signal trDA | Fast mode plus | max 120 ns | 17 |
| Fall time of SDA signal tfDA | Fast mode plus | max 120 ns | 17 |
| Rise time of SCL signal trCL | Fast mode plus; minimum 20*Vdd/5.5 ns | max 120 ns | 17 |
| Fall time of SCL signal tfCL | Fast mode plus; minimum 20*Vdd/5.5 ns | max 120 ns | 17 |
| Setup time for STOP condition tSU;STO | Fast mode plus | min 260 ns | 17 |
| Capacitive load for each bus line Cb | Fast mode plus | max 550 pF | 17 |
| Data valid time tVD;DAT | Fast mode plus | max 450 ns | 17 |
| Data valid acknowledge time tVD;ACK | Fast mode plus | max 450 ns | 17 |
| Pulse width of spikes that must be suppressed by the input filter tSP | Fast mode plus | min 0 · max 50 ns | 17 |
| SCLH clock frequency fSCLH | High-speed mode | min 0 · max 3.4 MHz | 17 |
| Setup time for a repeated START condition tSU;STA | High-speed mode | min 160 ns | 17 |
| Hold time (repeated) START condition tHD;STA | High-speed mode | min 160 ns | 17 |
| Low period of the SCLH clock tLOW | High-speed mode | min 160 ns | 17 |
| High period of the SCLH clock tHIGH | High-speed mode | min 60 ns | 17 |
| Data setup time tSU;DAT | High-speed mode | min 10 ns | 17 |
| Data hold time tHD;DAT | High-speed mode | min 0 · max 70 ns | 17 |
| Rise time of SCLH signal trCL | High-speed mode | min 10 · max 40 ns | 17 |
| Rise time of SCLH signal after a repeated START condition and after an acknowledge bit trCL1 | High-speed mode | min 10 · max 80 ns | 17 |
| Fall time of SCLH signal tfCL | High-speed mode | min 10 · max 40 ns | 17 |
| Rise time of SDAH signal trDA | High-speed mode | min 10 · max 80 ns | 17 |
| Fall time of SDAH signal tfDA | High-speed mode | min 10 · max 80 ns | 17 |
| Setup time for STOP condition tSU;STO | High-speed mode | min 160 ns | 17 |
| Capacitive load for each bus line Cb | High-speed mode | max 100 pF | 17 |
| Pulse width of spikes that must be suppressed by the input filter tSP | High-speed mode | min 0 · max 10 ns | 17 |
| Supply voltage Vdd | min -0.3 · max 4.8 V | 18 | |
| I/O pins supply voltage Vdd_IO | min -0.3 · max 4.8 V | 18 | |
| Input voltage on any control pin Vin | CS, SCL/SPC, SDA/SDI/SDO, SDO/SA0; maximum Vdd_IO +0.3 V | min -0.3 V | 18 |
| Acceleration (any axis, powered, Vdd = 1.8 V) APOW | 0.5 ms | max 3000 g | 18 |
| Acceleration (any axis, powered, Vdd = 1.8 V) APOW | 0.2 ms | max 10000 g | 18 |
| Acceleration (any axis, unpowered) AUNP | 0.5 ms | max 3000 g | 18 |
| Acceleration (any axis, unpowered) AUNP | 0.2 ms | max 10000 g | 18 |
| Operating temperature range TOP | min -40 · max 85 °C | 18 | |
| Storage temperature range TSTG | min -40 · max 125 °C | 18 | |
| Electrostatic discharge protection ESD | HBM | max 2 kV | 18 |
| Pin | Name | Type |
|---|---|---|
| 1 | SCL/SPC | Unspecified |
| 2 | CS | Unspecified |
| 3 | SDO/SA0 | Unspecified |
| 4 | SDA/SDI/SDO | Unspecified |
| 5 | NC | Unspecified |
| 6 | GND | Unspecified |
| 7 | RES | Unspecified |
| 8 | GND | Unspecified |
| 9 | VDD | Unspecified |
| 10 | VDDIO | Unspecified |
| 11 | INT2 | Unspecified |
| 12 | INT1 | Unspecified |

bountylabs/blocks-with-screens
It's a Twitterversary block, but with a screen and the internet.


TUDSSL/densor
Densor is an intraoral sensor platform, attached to regular dental retainers or aligners, that can take measurements inside the mouth.

Duet3D/Duet3-ScanningZProbe
The Duet 3 Scanning Z probe is a CAN-FD connected inductive sensing board, with compatible inductive PCB coils. It allows for a point mesh of the bed to be built up quickly as no movement in Z is required to read the…

polesskiy-dev/iot-risk-logger-stm32l4
Open IoT risk data logger based on STM32L4 MCU


felix-myrie/multifunctional-fn-keyboard
A function keyboard that is also a game controller

i2cjak/Thing_De_La_AI_Back_Of_Hand
This repository contains a KiCad project template provided by American Embedded. It is designed to be a starting point for new electronic designs, pre-configured with common settings, layers, and manufacturing outputs.
<iframe src="https://pcbkit.io/embed/parts/st/LIS2DW12" title="LIS2DW12 in PCBKit" width="100%" height="480" style="border:0;border-radius:12px" allow="fullscreen" loading="lazy"></iframe><img src="https://pcbkit.io/embed/parts/st/LIS2DW12.jpg" alt="LIS2DW12" width="1200" height="900">[](https://pcbkit.io/parts/st/LIS2DW12)Yes. The symbol is EasyEDA_Cloud:LIS2DUX12TR and the footprint 4ms_Package_QFP:LGA-12_2x2mm_P0.5mm, both drawn on this page. PCBKit places them on a board for you when you design with it.
LGA-12(2x2), with 12 pins. Its footprint is drawn on this page.
STMicroelectronics publishes it: the Datasheet link on this page opens it.
JLCPCB lists it as part C189624, with 31,837 in stock; the sellers' links on this page open their listings.
Parts like it in the library: the SC7A20HTR by Hangzhou Silan Microelectronics, the LSM303AGR by STMicroelectronics, the QMA6100P by QST and the KX134-1211 by ROHM Semiconductor. Check their datasheets: a part that fits the footprint may still differ in its ratings.
14 boards in 13 repositories on GitHub; the most starred are listed on this page, with their KiCad files.