4 layers85 × 55 mm
Device
jayis1/hacker-devices
Full-cycle hardware designs for security research devices — each device is a subfolder with its own README, schematics, PCB layout, and software stack
29 parts2
4 layers95 × 55 mm
Device
jayis1/hacker-devices2Full-cycle hardware designs for security research devices — each device is a subfolder with its own README, schematics, PCB layout, and software stack
- Size
- 95 × 55 mm
- Copper layers
- 4
- Thickness
- 1.6 mm
- Parts
- 9
- Nets
- 49
- Pads
- 30
- Tracks, vias
- 9, 8
- Pours
- 2
- Routed
- Yes
- KiCad
- KiCad 7.0 (file 20231121)
- Created
- 12 Jun 2026
- Updated
- 6 Nov 2026
Overview
Device is an open-source printed circuit board by jayis1, from the jayis1/hacker-devices repository on GitHub. It is a 4-layer board of 95 × 55 mm with 9 parts on 49 nets, routed with 9 tracks and 8 vias.
It is built around the ICE40UP5K-SG48I and ESP32-S3-WROOM-1-N8. Its parts include 6 ICs and 2 connectors. It belongs with the ESP32 and FPGA and CPLD boards of this library.
Main components
2
ICE40UP5K-SG48I
QFN-48-EP(7x7)-40℃~+100℃ 1.14V~1.26V 1171456bit 39 5280 660 iCE40 UltraPlus QFN-48-EP(7x7) Programmable Logic Device (CPLDs/FPGAs) ROHSLatticeProgrammable Logic Device (CPLDs/FPGAs)
ESP32-S3-WROOM-1-N8
SMD,25.5x18mm-40℃~+85℃ -98.2dBm 2.4GHz 20.5dBm 355mA 3V~3.6V 95mA Bluetooth5.0 ESP32-S3 Chip On-board PCB Antenna UART、SPI、I2C、I2S、USB SMD,25.5x18mm WiFi Modules ROHSEspressif SystemsWiFi Modules
README
README.mdHacker Devices — Open Hardware for Security Research
A collection of fully open-source hardware designs for legitimate security research and pentesting. Every device is complete end-to-end: engineering docs, KiCad schematics & PCB layouts, production C/Python firmware, and React Native companion apps. Build it, flash it, run the app, start researching.
What's Inside Every Device
No half-finished reference designs. Each device folder contains the full stack:
| Category | Files | Description |
|---|---|---|
| Engineering Docs | phase1_conceptual_architecture.md → phase4_software_stack.md | 4-phase design process: requirements, BOM & netlists, PCB layout rules, software stack |
| KiCad Schematics | kicad/*.kicad_pro, *.kicad_sch, *.kicad_pcb | Full schematic with real component symbols, net labels, power flags, and board outline with placed footprints |
| C/Python Firmware | firmware/main.c, registers.h, board.h, drivers/, Makefile | Production-quality MCU firmware — init code, drivers with DMA, USB descriptors, wire protocol |
| React Native App | app/App.js, screens/, components/, utils/protocol.js, package.json | Companion mobile app for device control, configuration, real-time status, and data capture |
Design Methodology
Every device follows a rigorous 4-phase process:
| Phase | Document | Contents |
|---|---|---|
| Phase 1 | phase1_conceptual_architecture.md | Purpose, performance targets, constraints, block diagram, bus topology, power domains |
| Phase 2 | phase2_component_selection_schematics.md | BOM with real part numbers, pinouts/MUX tables, decoupling networks, netlists, impedance matching |
| Phase 3 | phase3_pcb_blueprints_layout.md | PCB stackup, routing rules, length matching, via strategy, thermal management, DFM notes |
| Phase 4 | phase4_software_stack.md | MMIO/register defs, clock & GPIO init (production C), critical device driver, device tree, bootloader |
Devices
| # | Device | Status | Description |
|---|---|---|---|
| 1 | wifi-pentest-dongle/ | ✅ Complete | 802.11ax monitor/inject, deauth, PMKID capture |
| 2 | rf-transceiver-tool/ | ✅ Complete | Sub-GHz + 2.4GHz multi-protocol (CC1101 + nRF24) |
| 3 | badusb-injector | ⏳ Queued | HID emulation payload injector, multi-profile |
| 4 | nfc-rfid-cloner | ⏳ Queued | 13.56MHz + 125kHz, Mifare/EM4100 |
| 5 | network-tap-mitm | ⏳ Queued | 2× GbE transparent bridge, packet capture |
| 6 | can-bus-analyzer | ⏳ Queued | OBD-II + CAN-FD, automotive pentest |
| 7 | sdr-keyfob-replay | ⏳ Queued | 433/315MHz keyfob capture & replay |
| 8 | ble-sniffer-spoofer | ⏳ Queued | nRF52, advertisement inject, GATT fuzz |
| 9 | imsi-catcher-detector | ⏳ Queued | LTE/4G SDR analysis |
| 10 | biometric-bypass-toolkit | ⏳ Queued | Fingerprint emulation, RFID clone for access control |
Constraints
- BOM target: Under $100 per device
- Form factor: Portable, USB-powered or battery-operated
- All designs use real, purchasable components with exact part numbers
- KiCad schematics are valid KiCad 7+ format — open them directly
- Firmware is production-quality C — not stubs or pseudocode
- React Native apps have working UI with proper state management and wire protocol matching the firmware
License
| Component | License |
|---|---|
| Hardware design (KiCad) | CERN-OHL-S v2 |
| C firmware & drivers | GPL-2.0 |
| Python tools & scripts | MIT |
| React Native companion apps | MIT |
Parts
9| Qty | Value | Footprint | References |
|---|---|---|---|
| 1 | 18650_3.7V | Battery:BatteryHolder_Keystone_1042_1x18650 | BT1 |
| 1 | ESP32-S3-WROOM-1 | RF_Module:ESP32-WROOM-32 | U1 |
| 1 | MCP4725 | Package_TO_SOT_SMD:SOT-23-6 | U6 |
| 1 | SPAD-16x16-TDC | Sensor_Optical:SPAD_BGA_256 | U3 |
| 1 | Si5351C-B-GT | Package_SO:MSOP-10_3x3mm_P0.5mm | U4 |
| 1 | USB-C-16P | Connector_USB:USB_C_Receptacle_GCT_USB4135 | J2 |
| 1 | iCE40UP5K-SG48 | Package_DFN_QFN:QFN-48-1EP_7x7mm_P0.5mm | U2 |
| 1 | microSD_4-bit | Connector_Card:microSD_HC_Hirose_DM3D-SF | J1 |
| 1 | nPM1300 | Package_DFN_QFN:QFN-56-1EP_7x7mm_P0.4mm | U5 |
Questions
How big is the Device PCB?
It measures 95 × 55 mm and has 4 copper layers, 1.6 mm thick.
What parts does the Device use?
9 parts, built around the ICE40UP5K-SG48I and ESP32-S3-WROOM-1-N8. The full list of its parts is on this page, with links to each part's symbol and footprint where PCBKit's library has them.
Where can I download the Device KiCad files?
From the jayis1/hacker-devices repository on GitHub, at the commit this page was made from: the board is aurora-phantom/kicad/device.kicad_pcb. PCBKit opens the board in the browser, with nothing to install.
Can I use the Device design in my own project?
Its repository states no licence, so its author keeps all rights: ask jayis1 before reusing the design.
More from jayis1/hacker-devices
12- 70 × 40 mm
Silent symphony
jayis1/hacker-devices
Full-cycle hardware designs for security research devices — each device is a subfolder with its own README, schematics, PCB layout, and software stack
27 parts2 - 4 layers65 × 30 mm
Chronos phantom
jayis1/hacker-devices
Full-cycle hardware designs for security research devices — each device is a subfolder with its own README, schematics, PCB layout, and software stack
26 parts2 - 4 layers70 × 45 mm
Device
jayis1/hacker-devices
Full-cycle hardware designs for security research devices — each device is a subfolder with its own README, schematics, PCB layout, and software stack
25 parts2 - 4 layers85 × 24 mm
Trace reaper
jayis1/hacker-devices
Full-cycle hardware designs for security research devices — each device is a subfolder with its own README, schematics, PCB layout, and software stack
24 parts2 - 4 layers86 × 55 mm
Device
jayis1/hacker-devices
Full-cycle hardware designs for security research devices — each device is a subfolder with its own README, schematics, PCB layout, and software stack
22 parts2 - 4 layers120 × 22 mm
Acoustic phantom
jayis1/hacker-devices
Full-cycle hardware designs for security research devices — each device is a subfolder with its own README, schematics, PCB layout, and software stack
20 parts2 - 4 layers80 × 40 mm
Device
jayis1/hacker-devices
Full-cycle hardware designs for security research devices — each device is a subfolder with its own README, schematics, PCB layout, and software stack
20 parts2 - 4 layers85 × 54 mm
Rf transceiver tool
jayis1/hacker-devices
Full-cycle hardware designs for security research devices — each device is a subfolder with its own README, schematics, PCB layout, and software stack
20 parts2 - 2 layers118 × 68 mm
Device
jayis1/hacker-devices
Full-cycle hardware designs for security research devices — each device is a subfolder with its own README, schematics, PCB layout, and software stack
19 parts2 - 4 layers50 × 24 mm
Ghostbus
jayis1/hacker-devices
Full-cycle hardware designs for security research devices — each device is a subfolder with its own README, schematics, PCB layout, and software stack
18 parts2 - 4 layers22 × 18 mm
Device
jayis1/hacker-devices
Full-cycle hardware designs for security research devices — each device is a subfolder with its own README, schematics, PCB layout, and software stack
18 parts2
Similar boards
- 2 layers78 × 60 mm
- 2 layers90 × 50 mm
Tomu fpga
im-tomu/fomu-hardware
Tomu FPGA (Fomu for short), a FPGA which fits inside your USB port!
62 parts236CC-BY-SA-4.0 - 4 layers22.9 × 61 mm
- 4 layers17.8 × 38.1 mm
- 4 layers26 × 44 mm
Framework oscilloscope
jlcjak/frameoscope
oscilloscope expansion card / module for framework laptops
87 parts87 - 4 layers27.9 × 63.5 mm
Pico2-ice
tinyvision-ai-inc/pico2-ice
Doc | Hardware | SDK | Schematic | Assembly | Discord
124 parts60MIT - 4 layers55 × 50 mm
- 4 layers17.8 × 50.8 mm
