
Sweep mid
davidphilipbarr/testing-boards
This is the main Choc v1 board we all know and love.

This is the main Choc v1 board we all know and love.
Chococorne is an open-source printed circuit board by davidphilipbarr, from the davidphilipbarr/testing-boards repository on GitHub. It is a 2-layer board of 147.4 × 87.7 mm with 69 parts on 53 nets, routed with 684 tracks and 15 vias.
Its parts include 22 diodes, 22 switches, 2 connectors and 1 IC. It belongs with the AVR (ATmega, ATtiny) boards of this library.

This is the main Choc v1 board we all know and love.
To order the PCB the following settings are recommended1,2:
| Detail | Value |
|---|---|
| Gerber file | sweepv2.X_gerber.zip |
| Base material | FR-4 |
| Layers | 2 |
| Dimension | 216.9mm x 86.9mm |
| Different design | 2 |
| Delivery format | Panel by customer |
| PCB thickness | 1.6mm |
| PCB color | (Personal preference) |
| Silkscreen | (Personal preference) |
| Surface finish | (Personal preference) |
| Outer copper weight | 1oz |
| Gold Fingers | No |
| Confirm production file | No |
| Castellated holes | No |
| Remove order number | Yes |
1: Settings are for JLCPCB, but could work for other manufacturers.
2: Settings are taken from Kyek's video guide.
| Qty | Value | Footprint | References |
|---|---|---|---|
| 22 | D | kbd:D3_TH | D1, D2, D3, D4, D10, D11, D12, D13, D14, D15, D16, D17, D18, D19, D20, D21 +6 |
| 21 | SW_PUSH | kbd:SW_PG1350_reversible_b2 | SW1, SW2, SW3, SW4, SW10, SW11, SW12, SW13, SW14, SW15, SW16, SW17, SW18, SW19, SW20, SW43 +5 |
| 8 | h2 | kbd:LEGO_HOLE | h2, h2, h2, h2, h2, h2, h2, h2 |
| 2 | SDA | foostan:Jumper | JP6, JP61 |
| 2 | GND | foostan:Jumper | JP62, JP68 |
| 2 | MountingHole_Pad | kbd:1pin_conn | Bat+1, BatGND1 |
| 2 | SCL | foostan:Jumper | JP63, JP66 |
| 2 | SW_SPDT | Kailh:SPDT_C128955 | SW_POWER1, SW_POWER1 |
| 2 | VCC | foostan:Jumper | JP64, JP65 |
| 1 | MJ-4PP-9 | kbd:MJ-4PP-9_1side | J1 |
| 1 | OLED | kbd:OLED_1side | J2 |
| 1 | ProMicro | kbd:ProMicro_v2_1side | U1 |
| 1 | SW_PUSH | kbd:ResetSW_1side | RSW1 |
| 1 | SW_PUSH | kbd:CherryMX_Choc_1.5u | SW21 |
| 1 | h1 | kbd:LEGO_HOLE | H1 |
It measures 147.4 × 87.7 mm and has 2 copper layers, 1.6 mm thick.
69 parts. The full list of its parts is on this page, with links to each part's symbol and footprint where PCBKit's library has them.
From the davidphilipbarr/testing-boards repository on GitHub, at the commit this page was made from: the board is chocojorne-switch/chococorne.kicad_pcb and its schematic Sweep mid/sweep-mid.kicad_sch. PCBKit opens the board in the browser, with nothing to install.
Its repository states no licence, so its author keeps all rights: ask davidphilipbarr before reusing the design.

davidphilipbarr/testing-boards
This is the main Choc v1 board we all know and love.


davidphilipbarr/testing-boards
This is the main Choc v1 board we all know and love.

davidphilipbarr/testing-boards
This is the main Choc v1 board we all know and love.

davidphilipbarr/testing-boards
This is the main Choc v1 board we all know and love.

davidphilipbarr/testing-boards
This is the main Choc v1 board we all know and love.

davidphilipbarr/testing-boards
This is the main Choc v1 board we all know and love.

davidphilipbarr/testing-boards
This is the main Choc v1 board we all know and love.


davidphilipbarr/testing-boards
This is the main Choc v1 board we all know and love.


jackw01/scanlight
A better light source for scanning color negative film

Biacco42/Ergo42
7x4 ortho linear split keyboard - The Answer to the Ultimate Question of Life, the Universe, and at least Keyboards

eigenco/frankenpi
This is an experimental project to connect Raspberry Pi with the help of cheap Cyclone IV FPGA board to 8-bit ISA bus to act as multiple different devices.

mattybrad/drumkid
Version 4 was the first successful working design, with full code, schematics, Gerbers, etc available on GitHub.

KaiPereira/Overglade-Badges
NFC hackathon badges for the Overglade game jam in Singapore!

BerkeleyHCI/PolymorphicBlocks
A Python-based hardware description language for PCBs for higher-level (block-diagram / system-architecture level) PCB design through libraries of directly reusable subcircuit generators.
