Skip to the content
PCBKitNew board
TCAN332GD, in 3D

TCAN332GD

Texas Instruments

-40℃~+125℃ 3V~3.6V 5Mbps CAN Transceiver SOIC-8 CAN Transceivers ROHS

Extended
Category
CAN Transceivers
Package
SOIC-8
Pins
8

Overview

The TCAN332GD is a CAN Transceiver made by Texas Instruments in a SOIC-8 package with 8 pins. -40℃~+125℃ 3V~3.6V 5Mbps CAN Transceiver SOIC-8 CAN Transceivers ROHS.

PCBKit's library has its KiCad symbol (Interface_CAN_LIN:TCAN332, from KiCad's library) and its footprint (Package_SO:SOIC-8_3.9x4.9mm_P1.27mm, from KiCad's library), ready for a KiCad board. JLCPCB lists it (part C1545625). 12 open-source boards in 12 repositories on GitHub use it.

Symbol

TXD1GND2VCC3RXD4CANL6CANH7
Interface_CAN_LIN:TCAN332From KiCad's library

Footprint

12345678
Package_SO:SOIC-8_3.9x4.9mm_P1.27mmFrom KiCad's library

From the datasheet

14
Supply, least
3 V · VCC, recommended operating min · p. 5
Supply, most
3.6 V · VCC, recommended operating max · p. 5
Supply, absolute maximum
5 V · VCC, absolute max · p. 5
Works from
-40 °C · Operational free-air temperature min · p. 5
Works up to
125 °C · Operational free-air temperature max · p. 5
Junction, hottest
150 °C · Operating junction temperature max · p. 5
Takes working
55 mA · VCC, normal mode dominant, typical bus load, max · p. 6
Takes at most
60 mA · VCC, normal mode dominant, high bus load, max · p. 6
A pin gives at most
8 mA · Logic output current absolute max · p. 5
Junction to air (D (SOIC))
114.4 K/W · Junction-to-ambient thermal resistance · p. 5
Junction to case (D (SOIC))
58.7 K/W · Junction-to-case (top) thermal resistance · p. 5
Junction to board (D (SOIC))
55.2 K/W · Junction-to-board thermal resistance · p. 5
Data rate, most
5 Mbit/s · TCAN33xG data rate max · p. 1
Edge
6 ns · RXD output fall time typical · p. 8

What it is and has

9
Supply
3.3 V single supply · p. 1
Data rate
Up to 5 Mbps · p. 1
Package options
SOIC-8 and SOT-23 · p. 1
Operating mode
Normal mode · p. 1
Bus pin fault protection
±14 V · p. 1
Protection
TXD dominant timeout · p. 1
Protection
RXD dominant timeout · p. 1
Protection
VCC undervoltage protection · p. 1
Protection
Bus pin current limiting · p. 1

Specifications

79
ParameterConditionsAs printedPage
Supply Voltage range VCCmin -0.3 · max 5 V5
Voltage at any bus terminal (CANH or CANL) V(BUS)min -14 · max 14 V5
Logic input terminal voltage range V(Logic_Input)min -0.3 · max 5 V5
Logic output terminal voltage range V(Logic_Output)min -0.3 · max 5 V5
Logic output current IO(LOGIC)max 8 mA5
Operating junction temperature range TJmin -40 · max 150 °C5
Storage temperature Tstgmax 150 °C5
Electrostatic discharge V(ESD)Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001; all pins except CANH and CANL; ±4000 Vmin -4000 · max 4000 V5
Electrostatic discharge V(ESD)Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001; pins CANH and CANL; ±25000 Vmin -25000 · max 25000 V5
Electrostatic discharge V(ESD)Charged-device model (CDM), per JEDEC specification JESD22-C101; all pins; ±1500 Vmin -1500 · max 1500 V5
Electrostatic discharge V(ESD)IEC 61400-4-2 Contact Discharge; CANH and CANL terminals to GND; ±12000 Vmin -12000 · max 12000 V5
Supply voltage VCCmin 3 · max 3.6 V5
Logic terminal HIGH level output current IOH(LOGIC)min -2 mA5
Logic terminal LOW level output current IOL(LOGIC)max 2 mA5
Operational free-air temperature TAmin -40 · max 125 °C5
Junction-to-ambient thermal resistance RθJATCAN33x D (SOIC), 8 PINStyp 114.4 °C/W5
Junction-to-case (top) thermal resistance RθJC(top)TCAN33x D (SOIC), 8 PINStyp 58.7 °C/W5
Junction-to-board thermal resistance RθJBTCAN33x D (SOIC), 8 PINStyp 55.2 °C/W5
Junction-to-top characterization parameter ψJTTCAN33x D (SOIC), 8 PINStyp 11.7 °C/W5
Junction-to-board characterization parameter ψJBTCAN33x D (SOIC), 8 PINStyp 54.6 °C/W5
Average power dissipation PDTCAN33x D (SOIC); VCC = 3.3 V, TJ = 27°C, RL = 60 Ω, SHDN, S and STB at 0 V, Input to TXD at 500 kHz, 50% duty cycle square wave, CL(RXD) = 15 pFtyp 65 mW5
Thermal shutdown temperature TSDTCAN33x D (SOIC)typ 175 °C5
Thermal shutdown hysteresis THYSTCAN33x D (SOIC)typ 5 °C5
Supply current Normal Mode ICCDominant; See Figure 18. TXD = 0 V, RL = 60 Ω, CL = open, S, STB and SHDN = 0 V. Typical Bus Load.max 55 mA6
Supply current Normal Mode ICCDominant; See Figure 18. TXD = 0 V, RL = 50 Ω, CL = open, S, STB and SHDN = 0 V. High Bus Load.max 60 mA6
Supply current Normal Mode ICCDominant with bus fault; See Figure 18. TXD = 0 V, S, STB and SHDN = 0 V, CANH = -12 V, RL = open, CL = openmax 180 mA6
Supply current Normal Mode ICCRecessive; See Figure 18. TXD = VCC, RL = 50 Ω, CL = open, S, STB and SHDN = 0 Vmax 3.5 mA6
Rising under voltage detection on VCC for protected mode UV(VCC)typ 2.2 · max 2.6 V6
Falling under voltage detection on VCC for protected mode UV(VCC)min 1.65 · typ 2 · max 2.5 V6
Hysteresis voltage on UV(VCC) VHYS(UVVCC)typ 200 mV6
Bus output voltage (dominant) VO(D)CANH; See Figure 31 and Figure 19, TXD = 0 V, S, STB and SHDN = 0 V, RL = 60 Ω, CL = open; maximum = VCCmin 2.45 V6
Bus output voltage (dominant) VO(D)CANL; See Figure 31 and Figure 19, TXD = 0 V, S, STB and SHDN = 0 V, RL = 60 Ω, CL = openmin 0.5 · max 1.25 V6
Bus output voltage (recessive) VO(R)See Figure 31 and Figure 19, TXD = VCC, STB, SHDN = 0 V, S = 0 V or VCC, RL = open (no load)typ 1.85 V6
Differential output voltage (dominant) VOD(D)See Figure 31 and Figure 19, TXD = 0 V, S, STB and SHDN = 0 V, 50 Ω ≤ RL ≤ 65 Ω, CL = openmin 1.6 · max 3 V6
Differential output voltage (dominant) VOD(D)See Figure 31 and Figure 19, TXD = 0 V, S, STB and SHDN = 0 V, 45 Ω ≤ RL < 50 Ω, CL = openmin 1.5 · max 3 V6
Differential output voltage (recessive) VOD(R)See Figure 31 and Figure 19, TXD = VCC, S, STB and SHDN = 0 V, RL = 60 Ω, CL = openmin -120 · max 12 mV6
Differential output voltage (recessive) VOD(R)TA < 85°C, See Figure 31 and Figure 19, TXD = VCC, S, STB and SHDN = 0 V, RL = open (no load), CL = openmin -50 · max 50 mV6
Differential output voltage (recessive) VOD(R)See Figure 31 and Figure 19, TXD = VCC, S, STB and SHDN = 0 V, RL = open (no load), CL = openmin -50 · max 100 mV6
Output symmetry (dominant and recessive) (CANHREC + CANLREC – CANHDOM – CANLDOM) V(SYM)See Figure 31 and Figure 19, S, STB and SHDN = 0 V, RL = 60 Ω, CL = openmin -400 · max 400 mV6
Short-circuit steady-state output current, Dominant IOS(DOM)See Figure 26, V(CANH) = –12 V, CANL = open, TXD = 0 Vmin -200 mA6
Short-circuit steady-state output current, Dominant IOS(DOM)See Figure 26, V(CANL) = 12 V, CANH = open, TXD = 0 Vmax 200 mA6
Short-circuit steady-state output current, Recessive IOS(REC)See Figure 26, –12 V ≤ VBUS ≤ 12 V, VBUS = CANH = CANL, TXD = VCCmin -5 · max 5 mA6
Input threshold voltage, normal modes and selective wake modes VITSee Figure 20 and Table 7; normal modemin 500 · max 900 mV7
Hysteresis voltage for input threshold, normal modes and selective wake modes VHYSSee Figure 20 and Table 7; normal modetyp 120 mV7
Common Mode Range: normal and silent modes VCMNormal modemin -12 · max 12 V7
Power-off (unpowered) bus input leakage current IIOFF(LKG)CANH = CANL = 3.3 V, VCC to GND via 0-Ω and 47-kΩ resistormax 12 uA7
Input capacitance to ground (CANH or CANL) CImax 20 pF7
Differential input capacitance CIDmax 10 pF7
Differential input resistance RIDTXD = VCC, Normal Modemin 30 · max 80 kΩ7
Input resistance (CANH or CANL) RINTXD = VCC, Normal modemin 15 · max 40 kΩ7
Input resistance matching: [1 – (RIN(CANH) / RIN(CANL))] × 100 % RIN(M)V(CANH) = V(CANL)min -3 · max 3 %7
HIGH level input voltage VIHTXD Terminal (CAN Transmit Data Input)min 2 V7
LOW level input voltage VILTXD Terminal (CAN Transmit Data Input)max 0.8 V7
HIGH level input leakage current IIHTXD = VCC = 3.6 Vmin -2.5 · typ 0 · max 3 uA7
LOW level input leakage current IILTXD = 0 V, VCC = 3.6 Vmin -4 · typ 0 · max 0 uA7
Unpowered leakage current ILKG(OFF)TXD = 3.6 V, VCC = 0 Vmin -2 · typ 0 · max 2.5 uA7
Input Capacitance I(CAP)TXD Terminal (CAN Transmit Data Input)typ 2.5 pF7
LOW level output voltage VOLRXD Terminal; See Figure 20, IO = 2 mAtyp 0.2 · max 0.4 V7
Unpowered leakage current ILKG(OFF)RXD = 3.6 V, VCC = 0 Vmin -1 · typ 0 · max 1 uA7
Total loop delay, driver input (TXD) to receiver output (RXD), recessive to dominant and dominant to recessive tPROP(LOOP)See Figure 23, S, STB and SHDN = 0 V, RL = 60 Ω, CL = 100 pF, CL(RXD) = 15 pFtyp 100 · max 135 ns8
Total Loop delay in highly loaded network tPROP(LOOP)See Figure 23, S, STB and SHDN = 0 V, RL = 120 Ω, CL = 200 pF, CL(RXD) = 15 pFtyp 120 · max 180 ns8
2 Mbps transmitted recessive bit width tBUS_SYM_2See Figure 24, S or STB = 0 V, RL = 60 Ω, CL = 100 pF, CL(RXD) = 15 pF, tBIT = 500 nsmin 435 · max 530 ns8
2 Mbps received recessive bit width tREC_SYM_2See Figure 24, S or STB = 0 V, RL = 60 Ω, CL = 100 pF, CL(RXD) = 15 pF, tBIT = 500 nsmin 400 · max 550 ns8
2 Mbps receiver timing symmetry (tREC_SYM_2 - tBUS_SYM_2) ΔtSYM_2TCAN332Gmin -65 · max 40 ns8
5 Mbps transmitted recessive bit width tBUS_SYM_5See Figure 24, S or STB = 0 V, RL = 60 Ω, CL = 100 pF, CL(RXD) = 15 pF, tBIT = 200 nsmin 155 · max 210 ns8
5 Mbps received recessive bit width tREC_SYM_5See Figure 24, S or STB = 0 V, RL = 60 Ω, CL = 100 pF, CL(RXD) = 15 pF, tBIT = 200 nsmin 120 · max 220 ns8
5 Mbps receiver timing symmetry (tREC_SYM_5 - tBUS_SYM_5) ΔtSYM_5TCAN332Gmin -45 · max 15 ns8
Re-enable time after UV event tUV_RE-ENABLETime for device to return to normal operation from UV(VCC) under voltage eventmax 1000 us8
Propagation delay time, HIGH TXD to Driver Recessive tpHRSee Figure 19, S, STB and SHDN = 0 V. RL = 60 Ω, CL = 100 pFtyp 25 ns8
Propagation delay time, LOW TXD to Driver Dominant tpLDSee Figure 19, S, STB and SHDN = 0 V. RL = 60 Ω, CL = 100 pFtyp 20 ns8
Pulse skew (|tpHR - tpLD|) tsk(p)See Figure 19, S, STB and SHDN = 0 V. RL = 60 Ω, CL = 100 pFtyp 5 ns8
Differential output signal rise time trSee Figure 19, S, STB and SHDN = 0 V. RL = 60 Ω, CL = 100 pFtyp 17 ns8
Differential output signal fall time tfSee Figure 19, S, STB and SHDN = 0 V. RL = 60 Ω, CL = 100 pFtyp 9 ns8
Driver dominant time out tTXD_DTOSee Figure 25, RL = 60 Ω, CL = 100 pFmin 1.2 · typ 2.6 · max 3.8 ms8
Propagation delay time, bus recessive input to high RXD output tpRHSee Figure 20, CL(RXD) = 15 pF CANL = 1.5 V, CANH = 3.5 Vtyp 62 ns8
Propagation delay time, bus dominant input to RXD low output tpDLSee Figure 20, CL(RXD) = 15 pF CANL = 1.5 V, CANH = 3.5 Vtyp 56 ns8
Output signal rise time (RXD) trSee Figure 20, CL(RXD) = 15 pF CANL = 1.5 V, CANH = 3.5 Vtyp 7 ns8
Output signal fall time (RXD) tfSee Figure 20, CL(RXD) = 15 pF CANL = 1.5 V, CANH = 3.5 Vtyp 6 ns8
Receiver dominant time out tRXD_DTOSee Figure 27, CL(RXD) = 15 pFmin 1.6 · typ 3 · max 5 ms8

Pins, by the datasheet

8
1 TXD
CAN transmit data input, LOW for dominant and HIGH for recessive bus states; integrated pull up. · p. 4
2 GND
Ground connection. · p. 4
3 VCC
3.3-V supply voltage. · p. 4
4 RXD
CAN receive data output, LOW for dominant and HIGH for recessive bus states; tri-state. · p. 4
5 NC
No Connect – Not internally connected. · p. 4
6 CANL
Low level CAN bus line. · p. 4
7 CANH
High level CAN bus line. · p. 4
8 NC
No Connect – Not internally connected. · p. 4

Parameters

16
Current - Supply
55mA
Current - Supply(Max)
60mA
Data Rate
5Mbps
Features
TXD dominant timeout, ESD Protection, Undervoltage Protection, Thermal shutdown protection
Junction Temperature(Max)
150℃
Number of Channels
1
Operating Temperature
-40℃~+125℃
Output Current per Pin(Max)
8mA
Quiescent Supply Current
20uA
Rise Time
6ns
Thermal Resistance(Junction to Ambient)
114.4℃/W
Thermal Resistance(Junction to Board)
55.2℃/W
Thermal Resistance(Junction to Case)
58.7℃/W
Type
CAN FD Transceiver
Voltage - Supply
3V~3.6V
Voltage - Supply(Absolute Max)
5V

Order codes

2

Pinout

8
The pins of the TCAN332GD
PinNameType
1TXDInput
2GNDPower in
3VCCPower in
4RXDTri-state
5NCNot connected
6CANLInput/output
7CANHInput/output
8NCNot connected

Open-source boards using it

All 12
  • 4 layers31.6 × 26.6 mmSparrowX, the printed circuit board in 3D

    SparrowX

    enp6s0/TinySparrow

    All-in-one CAN-FD ECU core board

    31 parts61CERN-OHL-P-2.0
  • 4 layers358 × 40 mmLongboi, the printed circuit board in 3D

    Longboi

    KungfuPancake/longboi

    Possibly the longest controller board to control the BoxTurtle AFC

    297 parts7Apache-2.0
  • 4 layers65 × 45 mmSTM32F446VE Module v1, the printed circuit board in 3D

    STM32F446VE Module v1

    pipipipi2002/stm32f446vetx-dev-module

    Dev Module for STM32F446VETx

    88 parts2GPL-3.0
  • 2 layers50 × 40 mmSTM32 CAN USB, the printed circuit board in 3D

    STM32 CAN USB

    mihircn/stm32-usb-can-fd-adapter

    STM32G0B1-based USB-to-CAN FD adapter designed in KiCad.

    31 parts1
  • 2 layers101 × 70 mmHECU, the printed circuit board in 3D

    HECU

    twitch0001/HECU

    v1 - UWEFS HybridCU (Teensy 4.1 Based)

    40 parts1
  • 4 layers84 × 66 mmSpinner, the printed circuit board in 3D

    Spinner

    enkhbold470/spinner

    12-24 V FOC BLDC motor controller: STM32G431, three IR2104 half bridges with 60 V MOSFETs, MT6701 encoder, CAN FD. 4-layer KiCad 10 board.

    87 partsCERN-OHL-S-2.0
  • 4 layersTitanrio, the printed circuit board in 3D

    Titanrio

    ggarciabaez/titanrio

    A RoboRIO-Inspired Expansion board for Robotics. Mostly for funsies + learning.

    83 parts
  • 2 layers30 × 35 mmCAN Adapter Board - R1, the printed circuit board in 3D

    CAN Adapter Board - R1

    fake-name/cfs-reverse-engineering

    Reverse engineering the Creality CFS for use as a general AMU/MMU system

    8 parts58

Show this part on your page

A live frame, for any web page
<iframe src="https://pcbkit.io/embed/parts/ti/TCAN332GD" title="TCAN332GD in PCBKit" width="100%" height="480" style="border:0;border-radius:12px" allow="fullscreen" loading="lazy"></iframe>
A picture
<img src="https://pcbkit.io/embed/parts/ti/TCAN332GD.jpg" alt="TCAN332GD" width="1200" height="900">
A picture that opens the part, for a README
[![TCAN332GD](https://pcbkit.io/embed/parts/ti/TCAN332GD.jpg?size=s)](https://pcbkit.io/parts/ti/TCAN332GD)

Questions

Is there a KiCad symbol and footprint for the TCAN332GD?

Yes. The symbol is Interface_CAN_LIN:TCAN332 and the footprint Package_SO:SOIC-8_3.9x4.9mm_P1.27mm, both drawn on this page. PCBKit places them on a board for you when you design with it.

What package is the TCAN332GD?

SOIC-8, with 8 pins. Its footprint is drawn on this page.

Where is the TCAN332GD datasheet?

Texas Instruments publishes it: the Datasheet link on this page opens it.

Where can I order the TCAN332GD?

JLCPCB lists it as part C1545625, with 0 in stock; the sellers' links on this page open their listings.

What can replace the TCAN332GD?

Parts like it in the library: the TJA1051T/3/1J by NXP Semiconductors, the SN65HVD230D by Texas Instruments, the TJA1042T/1J by NXP Semiconductors and the CA-IF1051S by Chipanalog. Check their datasheets: a part that fits the footprint may still differ in its ratings.

Which open-source boards use the TCAN332GD?

12 boards in 12 repositories on GitHub; the most starred are listed on this page, with their KiCad files.

Parts like it

8