Skip to the content
PCBKitNew board
CDCV304PW on a board, in 3D

CDCV304PW

Texas Instruments

-40℃~+85℃ 1 2.3V~3.6V 200MHz 4 TSSOP-8 Clock Buffers, Drivers, Distributors ROHS

Extended
Category
Clock Buffers, Drivers, Distributors
Package
TSSOP-8
Pins
8

Overview

The CDCV304PW is a clock Buffers, Drivers, Distributor made by Texas Instruments in a TSSOP-8 package with 8 pins. -40℃~+85℃ 1 2.3V~3.6V 200MHz 4 TSSOP-8 Clock Buffers, Drivers, Distributors ROHS.

PCBKit's library has its KiCad symbol (Buffer:CDCV304, from KiCad's library) and its footprint (Package_SO:TSSOP-8_4.4x3mm_P0.65mm, from KiCad's library), ready for a KiCad board. 6,987 are in stock at JLCPCB (part C105237). 8 open-source boards in 8 repositories on GitHub use it.

Symbol

CLKIN1OE21Y03GND41Y15V_{DD}61Y271Y38
Buffer:CDCV304From KiCad's library

Footprint

12345678
Package_SO:TSSOP-8_4.4x3mm_P0.65mmFrom KiCad's library

From the datasheet

13
Supply, least
2.3 V · VDD, recommended operating minimum · p. 4
Supply, most
3.6 V · VDD, recommended operating maximum · p. 4
Supply, absolute maximum
4.3 V · VDD, absolute maximum · p. 3
Works from
-40 °C · Operating free-air temperature minimum · p. 4
Works up to
85 °C · Operating free-air temperature maximum · p. 4
Junction, hottest
125 °C · Junction temperature absolute maximum · p. 3
Takes working
37 mA · VDD dynamic current max, 67 MHz, VDD = 3.6 V · p. 5
Junction to air (PW (TSSOP))
149 K/W · High K board, 0 CFM · p. 4
Junction to air (PW (TSSOP))
142 K/W · High K board, 150 CFM · p. 4
Junction to air (PW (TSSOP))
138 K/W · High K board, 250 CFM · p. 4
Junction to air (PW (TSSOP))
132 K/W · High K board, 500 CFM · p. 4
Junction to case (PW (TSSOP))
43.7 K/W · Junction-to-case top thermal resistance · p. 4
Junction to board (PW (TSSOP))
102 K/W · Junction-to-board thermal resistance · p. 4

What it is and has

5
Clock distribution
General-purpose and PCI-X 1:4 clock buffer · p. 1
Operating frequency
0 MHz to 200 MHz · p. 1
Output skew
<100 ps · p. 1
Compliance
PCI-X · p. 1
Package
8-pin TSSOP · p. 1

Specifications

67
ParameterConditionsAs printedPage
Supply voltage range VDDOver operating free-air temperature rangemin -0.5 · max 4.3 V3
Input voltage range VIMaximum VDD + 0.5 V, limited to 4.6 V; negative rating may be exceeded if clamp-current ratings are observedmin -0.5 V3
Output voltage range VOMaximum VDD + 0.5 V, limited to 4.6 V; negative rating may be exceeded if clamp-current ratings are observedmin -0.5 V3
Input clamp current IIKVI < 0 or VI > VDDmin -50 · max 50 mA3
Output clamp current IOKVO < 0 or VO > VDDmin -50 · max 50 mA3
Continuous total output current IOVO = 0 to VDDmin -50 · max 50 mA3
Package thermal impedance θJAPW packagemax 230.5 °C/W3
Junction temperature Tjmax 125 °C3
Storage temperature range Tstgmin -65 · max 150 °C3
Supply voltage VDDmin 2.3 · max 3.6 V4
Input voltage VIMaximum VDDmin 0 V4
High-level output current IOHVDD = 2.5 Vmax -12 mA4
High-level output current IOHVDD = 3.3 Vmax -24 mA4
Low-level output current IOLVDD = 2.5 Vmax 12 mA4
Low-level output current IOLVDD = 3.3 Vmax 24 mA4
Operating free-air temperature TAmin -40 · max 85 °C4
Junction-to-ambient thermal resistance RθJAPW (TSSOP), 8 pins, High K, 0 CFMtyp 149 °C/W4
Junction-to-ambient thermal resistance RθJAPW (TSSOP), 8 pins, High K, 150 CFMtyp 142 °C/W4
Junction-to-ambient thermal resistance RθJAPW (TSSOP), 8 pins, High K, 250 CFMtyp 138 °C/W4
Junction-to-ambient thermal resistance RθJAPW (TSSOP), 8 pins, High K, 500 CFMtyp 132 °C/W4
Junction-to-ambient thermal resistance RθJAPW (TSSOP), 8 pins, Low K; airflow not stated on this linetyp 230 °C/W4
Junction-to-ambient thermal resistance RθJAPW (TSSOP), 8 pins, Low K; airflow not stated on this linetyp 185 °C/W4
Junction-to-ambient thermal resistance RθJAPW (TSSOP), 8 pins, Low K; airflow not stated on this linetyp 170 °C/W4
Junction-to-ambient thermal resistance RθJAPW (TSSOP), 8 pins, Low K; airflow not stated on this linetyp 150 °C/W4
Junction-to-case (top) thermal resistance RθJC(top)PW (TSSOP), 8 pinstyp 43.7 °C/W4
Junction-to-board thermal resistance RθJBPW (TSSOP), 8 pinstyp 102 °C/W4
Junction-to-top characterization parameter ψJTPW (TSSOP), 8 pinstyp 1.8 °C/W4
Junction-to-board characterization parameter ψJBPW (TSSOP), 8 pinstyp 100.2 °C/W4
Input voltage VIKVDD = 3 V, II = –18 mAmax -1.2 V4
High-level output voltage VOHVDD = 2.3 V, IOH = –8 mAmin 1.8 V4
High-level output voltage VOHVDD = 2.3 V, IOH = –16 mAmin 1.5 V4
High-level output voltage VOHVDD = 3 V, IOH = –24 mAmin 2 V4
High-level output voltage VOHVDD = 3 V, IOH = –12 mAmin 2.4 V4
Low-level output voltage VOLVDD = 2.3 V, IOL = 8 mAmax 0.5 V4
Low-level output voltage VOLVDD = 2.3 V, IOL = 16 mAmax 0.7 V4
Low-level output voltage VOLVDD = min to max, IOL = 1 mAmax 0.2 V4
Low-level output voltage VOLVDD = 3 V, IOL = 24 mAmax 0.8 V4
Low-level output voltage VOLVDD = 3 V, IOL = 12 mAmax 0.55 V4
High-level output current IOHVDD = 3 V, VO = 1 Vmin -50 mA4
High-level output current IOHVDD = 3.3 V, VO = 1.65 Vtyp -55 mA4
Low-level output current IOLVDD = 3 V, VO = 2 Vmin 60 mA4
Low-level output current IOLVDD = 3.3 V, VO = 1.65 Vtyp 70 mA4
Input current IIVI = VO or VDD; maximum magnitude ±5 uAmax 5 uA5
Dynamic current, see Figure 1 IDDf = 67 MHz, VDD = 2.7 Vmax 28 mA5
Dynamic current, see Figure 1 IDDf = 67 MHz, VDD = 3.6 Vmax 37 mA5
Input capacitance CIVDD = 3.3 V, VI = 0 V or VDDtyp 3 pF5
Output capacitance COVDD = 3.3 V, VI = 0 V or VDDtyp 3.2 pF5
Clock frequency fclkOver operating free-air temperature rangemin 0 · max 200 MHz5
Low-to-high propagation delay tPLHVDD = 2.5 V ± 10%, CL = 10 pF; see Figure 4 and Figure 5min 2 · typ 2.9 · max 4.5 ns5
High-to-low propagation delay tPHLVDD = 2.5 V ± 10%, CL = 10 pF; see Figure 4 and Figure 5min 2 · typ 3 · max 4.5 ns5
Output skew tsk(o)VDD = 2.5 V ± 10%, CL = 10 pF; see Figure 6; equal loading of all outputstyp 50 · max 150 ps5
Output rise slew rate trVDD = 2.5 V ± 10%, CL = 10 pFmin 1.5 · typ 2.2 · max 4 V/ns5
Output fall slew rate tfVDD = 2.5 V ± 10%, CL = 10 pFmin 1.5 · typ 2.2 · max 4 V/ns5
Low-to-high propagation delay tPLHVDD = 3.3 V ± 10%, CL = 10 pF; see Figure 4 and Figure 5min 1.8 · typ 2.4 · max 3 ns5
High-to-low propagation delay tPHLVDD = 3.3 V ± 10%, CL = 10 pF; see Figure 4 and Figure 5min 1.8 · typ 2.5 · max 3 ns5
Output skew tsk(o)VDD = 3.3 V ± 10%, CL = 10 pF; equal loading of all outputstyp 50 · max 100 ps5
Additive phase jitter from input to output 1Y0 tjitterVDD = 3.3 V ± 10%, CL = 10 pF; 12 kHz to 5 MHz, fout = 30.72 MHztyp 63 fs rms5
Additive phase jitter from input to output 1Y0 tjitterVDD = 3.3 V ± 10%, CL = 10 pF; 12 kHz to 20 MHz, fout = 125 MHztyp 56 fs rms5
Pulse skew tsk(p)VDD = 3.3 V ± 10%, CL = 10 pF; VIH = VDD, VIL = 0 Vmax 150 ps5
Process skew tsk(pr)VDD = 3.3 V ± 10%, CL = 10 pFtyp 0.2 · max 0.3 ns5
Part-to-part skew tsk(pp)VDD = 3.3 V ± 10%, CL = 10 pFtyp 0.25 · max 0.4 ns5
Clock high time, see Figure 7 thighVDD = 3.3 V ± 10%, CL = 10 pF; 66 MHzmin 6 ns5
Clock high time, see Figure 7 thighVDD = 3.3 V ± 10%, CL = 10 pF; 140 MHzmin 3 ns5
Clock low time, see Figure 7 tlowVDD = 3.3 V ± 10%, CL = 10 pF; 66 MHzmin 6 ns5
Clock low time, see Figure 7 tlowVDD = 3.3 V ± 10%, CL = 10 pF; 140 MHzmin 3 ns5
Output rise slew rate trVDD = 3.3 V ± 10%, CL = 10 pF; VO = 0.4 V to 2 Vmin 1.5 · typ 2.7 · max 4 V/ns5
Output fall slew rate tfVDD = 3.3 V ± 10%, CL = 10 pF; VO = 2 V to 0.4 Vmin 1.5 · typ 2.7 · max 4 V/ns5

Pins, by the datasheet

8
1 CLKIN
Input reference frequency. · p. 3
2 OE
Output enable control. · p. 3
3 1Y0
Buffered output clock. · p. 3
4 GND
Ground. · p. 3
5 1Y1
Buffered output clock. · p. 3
6 VDD
Supply. · p. 3
7 1Y2
Buffered output clock. · p. 3
8 1Y3
Buffered output clock. · p. 3

Ordering codes, by the datasheet

6
CDCV304PW
TSSOP (PW) · 150 per tube; -40 to 85 °C · p. 10
CDCV304PW.A
TSSOP (PW) · 150 per tube; -40 to 85 °C · p. 10
CDCV304PWG4
TSSOP (PW) · 150 per tube; -40 to 85 °C · p. 10
CDCV304PWR
TSSOP (PW) · 2000 per large tape and reel; -40 to 85 °C · p. 10
CDCV304PWR.A
TSSOP (PW) · 2000 per large tape and reel; -40 to 85 °C · p. 10
CDCV304PWRG4
TSSOP (PW) · 2000 per large tape and reel; -40 to 85 °C · p. 10

Parameters

12
Current - Supply
37mA
Features
Output enable/shutdown
Junction Temperature(Max)
125℃
Number of Inputs
1
Number of outputs
4
Operating Temperature
-40℃~+85℃
Output Frequency(Max)
200MHz
Thermal Resistance(Junction to Ambient)
149℃/W
Thermal Resistance(Junction to Board)
102℃/W
Thermal Resistance(Junction to Case)
43.7℃/W
Voltage - Supply
2.3V~3.6V
Voltage - Supply(Absolute Max)
4.3V

Order codes

3

Pinout

8
The pins of the CDCV304PW
PinNameType
1CLKINInput
2OEInput
31Y0Output
4GNDPower in
51Y1Output
6V_{DD}Power in
71Y2Output
81Y3Output

Open-source boards using it

All 8
  • 6 layers59 × 62 mmDigiRED v1.0, the printed circuit board in 3D

    DigiRED v1.0

    myriadrf/RASDR

    Radio Astronomy Software Defined Radio

    538 parts62
  • 6 layers107 × 78 mmZipper, the printed circuit board in 3D

    Zipper

    myriadrf/reference-development-kit

    The Myriad-RF Reference Hardware design files and firmware

    945 parts49
  • 4 layers115 × 82.3 mmMainPCB, the printed circuit board in 3D

    MainPCB

    HelloAlex4/Maturitaetsarbeit-Design-and-Development-of-a-Portable-Stereoscopic-Wigglegram-Camera

    Documentation of the merged wigglegram camera

    288 parts12
  • 6 layers100.3 × 68.6 mmMYRIAD RD 5.1.2.unrouted, the printed circuit board in 3D

    MYRIAD RD 5.1.2.unrouted

    aspdac-submission-pcb-layout/PCB-Layout-Framework

    This repository has been prepared from the original. Some care has been taken to remove the names of the authors.

    984 parts7BSD-3-Clause
  • 6 layers55.2 × 62 mmRadio board, the printed circuit board in 3D

    Radio board

    tart-telescope/radio_module

    Designs for the TART-3 electronics hardware

    142 parts3GPL-3.0
  • 4 layers100 × 100 mmAFE, the printed circuit board in 3D

    AFE

    Blaze-Pascal/Masters-Multi-Channel_DAQ

    Custom 2-channel digital oscilloscope DAQ with 20MHz bandwidth. Built with a custom KiCad analog front-end (AFE) PCB, Gowin FPGA (Tang Nano 9K) for high-speed signal buffering (VHDL), and an RPi Pico MCU for SCPI-like…

    216 parts2GPL-3.0
  • 4 layers43.2 × 62 mmUSBAudioBridge, the printed circuit board in 3D

    USBAudioBridge

    fsodari/USBAudioBridge

    NXP RT1010 based USB to I2S bridge to connect to a Digilent Arty A7.

    120 parts
  • 2 layers170 × 80 mmSasserides, the printed circuit board in 3D

    Sasserides

    greatscottgadgets/tycho

    Production test jig for Cynthion

    134 parts7CERN-OHL-P-2.0

Show this part on your page

A live frame, for any web page
<iframe src="https://pcbkit.io/embed/parts/ti/CDCV304PW" title="CDCV304PW in PCBKit" width="100%" height="480" style="border:0;border-radius:12px" allow="fullscreen" loading="lazy"></iframe>
A picture
<img src="https://pcbkit.io/embed/parts/ti/CDCV304PW.jpg" alt="CDCV304PW" width="1200" height="900">
A picture that opens the part, for a README
[![CDCV304PW](https://pcbkit.io/embed/parts/ti/CDCV304PW.jpg?size=s)](https://pcbkit.io/parts/ti/CDCV304PW)

Questions

Is there a KiCad symbol and footprint for the CDCV304PW?

Yes. The symbol is Buffer:CDCV304 and the footprint Package_SO:TSSOP-8_4.4x3mm_P0.65mm, both drawn on this page. PCBKit places them on a board for you when you design with it.

What package is the CDCV304PW?

TSSOP-8, with 8 pins. Its footprint is drawn on this page.

Where is the CDCV304PW datasheet?

Texas Instruments publishes it: the Datasheet link on this page opens it.

Where can I order the CDCV304PW?

JLCPCB lists it as part C105237, with 6,987 in stock; the sellers' links on this page open their listings.

What can replace the CDCV304PW?

Parts like it in the library: the CDCLVC1102PW by Texas Instruments, the CDCLVC1104PW by Texas Instruments, the LMK1C1102PW by Texas Instruments and the PI6CV304LEX by Diodes Incorporated. Check their datasheets: a part that fits the footprint may still differ in its ratings.

Which open-source boards use the CDCV304PW?

8 boards in 8 repositories on GitHub; the most starred are listed on this page, with their KiCad files.

Parts like it

8