
V7-kaleido
vroland/epdiy-hardware
Hardware design files for EPDiy: https://github.com/vroland/epdiy.
The PCA9535PW is an i, O Expander made by NXP Semiconductors in a TSSOP-24 package with 24 pins. -40℃~+85℃ 10mA 16 2.3V~5.5V 250nA 400kHz 8 I2C、SMBus Interrupt Output Push-Pull Reset function、Cascading and address extension TSSOP-24 I/O Expanders ROHS.
PCBKit's library has its KiCad symbol (EasyEDA_Cloud:PCA9535PW, from EasyEDA) and its footprint (Package_SO:TSSOP-24_4.4x7.8mm_P0.65mm, from KiCad's library), ready for a KiCad board. 6,044 are in stock at JLCPCB (part C255606). 7 open-source boards in 5 repositories on GitHub use it.
| Parameter | Conditions | As printed | Page |
|---|---|---|---|
| supply voltage VDD | min -0.5 · max 6 V | 19 | |
| voltage on an input/output pin VI/O | Minimum: VSS 0.5 V | max 6 V | 19 |
| output current IO | on an I/O pin; maximum magnitude ±50 mA | max 50 mA | 19 |
| input current II | maximum magnitude ±20 mA | max 20 mA | 19 |
| supply current IDD | max 160 mA | 19 | |
| ground supply current ISS | max 200 mA | 19 | |
| total power dissipation Ptot | max 200 mW | 19 | |
| storage temperature Tstg | min -65 · max 150 C | 19 | |
| ambient temperature Tamb | operating | min -40 · max 85 C | 19 |
| supply voltage VDD | min 2.3 · max 5.5 V | 20 | |
| supply current IDD | Operating mode; VDD = 5.5 V; no load; fSCL = 100 kHz; I/O = inputs | typ 135 · max 200 A | 20 |
| standby current Istb | Standby mode; VDD = 5.5 V; no load; VI = VSS; fSCL = 0 kHz; I/O = inputs | typ 0.25 · max 1 A | 20 |
| standby current Istb | Standby mode; VDD = 5.5 V; no load; VI = VDD; fSCL = 0 kHz; I/O = inputs | typ 0.25 · max 1 A | 20 |
| power-on reset voltage VPOR | no load; VI = VDD or VSS | typ 1.7 · max 2.2 V | 20 |
| LOW-level input voltage VIL | Input SCL; input/output SDA; maximum +0.3VDD | min -0.5 V | 20 |
| HIGH-level input voltage VIH | Input SCL; input/output SDA; minimum 0.7VDD | max 5.5 V | 20 |
| LOW-level output current IOL | Input SCL; input/output SDA; VOL = 0.4 V | min 3 mA | 20 |
| leakage current IL | Input SCL; input/output SDA; VI = VDD = VSS | min -1 · max 1 A | 20 |
| input capacitance Ci | Input SCL; input/output SDA; VI = VSS | typ 6 · max 10 pF | 20 |
| LOW-level input voltage VIL | I/Os; maximum +0.3VDD | min -0.5 V | 20 |
| HIGH-level input voltage VIH | I/Os; minimum 0.7VDD | max 5.5 V | 20 |
| LOW-level output current IOL | I/Os; VDD = 2.3 V to 5.5 V; VOL = 0.5 V | min 8 · typ 10 mA | 20 |
| LOW-level output current IOL | I/Os; VDD = 2.3 V to 5.5 V; VOL = 0.7 V | min 10 · typ 14 mA | 20 |
| HIGH-level output voltage VOH | PCA9535 only; IOH = −8 mA; VDD = 2.3 V | min 1.8 V | 20 |
| HIGH-level output voltage VOH | PCA9535 only; IOH = −10 mA; VDD = 2.3 V | min 1.7 V | 20 |
| HIGH-level output voltage VOH | PCA9535 only; IOH = −8 mA; VDD = 3.0 V | min 2.6 V | 20 |
| HIGH-level output voltage VOH | PCA9535 only; IOH = −10 mA; VDD = 3.0 V | min 2.5 V | 20 |
| HIGH-level output voltage VOH | PCA9535 only; IOH = −8 mA; VDD = 4.75 V | min 4.1 V | 20 |
| HIGH-level output voltage VOH | PCA9535 only; IOH = −10 mA; VDD = 4.75 V | min 4 V | 20 |
| HIGH-level input leakage current ILIH | I/Os; VDD = 5.5 V; VI = VDD | max 1 A | 20 |
| LOW-level input leakage current ILIL | I/Os; VDD = 5.5 V; VI = VSS | max -1 A | 20 |
| input capacitance Ci | I/Os | typ 3.7 · max 5 pF | 20 |
| output capacitance Co | I/Os | typ 3.7 · max 5 pF | 20 |
| LOW-level output current IOL | Interrupt INT; VOL = 0.4 V | min 3 mA | 20 |
| LOW-level input voltage VIL | Select inputs A0, A1, A2; maximum +0.3VDD | min -0.5 V | 20 |
| HIGH-level input voltage VIH | Select inputs A0, A1, A2; minimum 0.7VDD | max 5.5 V | 20 |
| input leakage current ILI | Select inputs A0, A1, A2 | min -1 · max 1 A | 20 |
| SCL clock frequency fSCL | Standard-mode I2C-bus | min 0 · max 100 kHz | 21 |
| SCL clock frequency fSCL | Fast-mode I2C-bus | min 0 · max 400 kHz | 21 |
| bus free time between a STOP and START condition tBUF | Standard-mode I2C-bus | min 4.7 s | 21 |
| bus free time between a STOP and START condition tBUF | Fast-mode I2C-bus | min 1.3 s | 21 |
| hold time (repeated) START condition tHD;STA | Standard-mode I2C-bus | min 4 s | 21 |
| hold time (repeated) START condition tHD;STA | Fast-mode I2C-bus | min 0.6 s | 21 |
| set-up time for a repeated START condition tSU;STA | Standard-mode I2C-bus | min 4.7 s | 21 |
| set-up time for a repeated START condition tSU;STA | Fast-mode I2C-bus | min 0.6 s | 21 |
| set-up time for STOP condition tSU;STO | Standard-mode I2C-bus | min 4 s | 21 |
| set-up time for STOP condition tSU;STO | Fast-mode I2C-bus | min 0.6 s | 21 |
| data valid acknowledge time tVD;ACK | Standard-mode I2C-bus | min 0.3 · max 3.45 s | 21 |
| data valid acknowledge time tVD;ACK | Fast-mode I2C-bus | min 0.1 · max 0.9 s | 21 |
| data hold time tHD;DAT | Standard-mode I2C-bus | min 0 ns | 21 |
| data hold time tHD;DAT | Fast-mode I2C-bus | min 0 ns | 21 |
| data valid time tVD;DAT | Standard-mode I2C-bus | min 300 ns | 21 |
| data valid time tVD;DAT | Fast-mode I2C-bus | min 50 ns | 21 |
| data set-up time tSU;DAT | Standard-mode I2C-bus | min 250 ns | 21 |
| data set-up time tSU;DAT | Fast-mode I2C-bus | min 100 ns | 21 |
| LOW period of the SCL clock tLOW | Standard-mode I2C-bus | min 4.7 s | 21 |
| LOW period of the SCL clock tLOW | Fast-mode I2C-bus | min 1.3 s | 21 |
| HIGH period of the SCL clock tHIGH | Standard-mode I2C-bus | min 4 s | 21 |
| HIGH period of the SCL clock tHIGH | Fast-mode I2C-bus | min 0.6 s | 21 |
| fall time of both SDA and SCL signals tf | Standard-mode I2C-bus | max 300 ns | 21 |
| fall time of both SDA and SCL signals tf | Fast-mode I2C-bus; minimum 20 + 0.1Cb; Cb in pF | max 300 ns | 21 |
| rise time of both SDA and SCL signals tr | Standard-mode I2C-bus | max 1000 ns | 21 |
| rise time of both SDA and SCL signals tr | Fast-mode I2C-bus; minimum 20 + 0.1Cb; Cb in pF | max 300 ns | 21 |
| pulse width of spikes that must be suppressed by the input filter tSP | Standard-mode I2C-bus | max 50 ns | 21 |
| pulse width of spikes that must be suppressed by the input filter tSP | Fast-mode I2C-bus | max 50 ns | 21 |
| data output valid time tv(Q) | Standard-mode I2C-bus; port timing; measured from 0.7VDD on SCL to 50 % I/O output (PCA9535) | max 200 ns | 21 |
| data output valid time tv(Q) | Fast-mode I2C-bus; port timing; measured from 0.7VDD on SCL to 50 % I/O output (PCA9535) | max 200 ns | 21 |
| data input set-up time tsu(D) | Standard-mode I2C-bus; port timing | min 150 ns | 21 |
| data input set-up time tsu(D) | Fast-mode I2C-bus; port timing | min 150 ns | 21 |
| data input hold time th(D) | Standard-mode I2C-bus; port timing | min 1 s | 21 |
| data input hold time th(D) | Fast-mode I2C-bus; port timing | min 1 s | 21 |
| valid time on pin INT tv(INT_N) | Standard-mode I2C-bus; interrupt timing | max 4 s | 21 |
| valid time on pin INT tv(INT_N) | Fast-mode I2C-bus; interrupt timing | max 4 s | 21 |
| reset time on pin INT trst(INT_N) | Standard-mode I2C-bus; interrupt timing | max 4 s | 21 |
| reset time on pin INT trst(INT_N) | Fast-mode I2C-bus; interrupt timing | max 4 s | 21 |
| Pin | Name | Type |
|---|---|---|
| 1 | INT# | Unspecified |
| 2 | A1 | Unspecified |
| 3 | A2 | Unspecified |
| 4 | IO0/0 | Unspecified |
| 5 | IO0/1 | Unspecified |
| 6 | IO0/2 | Unspecified |
| 7 | IO0/3 | Unspecified |
| 8 | IO0/4 | Unspecified |
| 9 | IO0/5 | Unspecified |
| 10 | IO0/6 | Unspecified |
| 11 | IO0/7 | Unspecified |
| 12 | VSS | Unspecified |
| 13 | IO1/0 | Unspecified |
| 14 | IO1/1 | Unspecified |
| 15 | IO1/2 | Unspecified |
| 16 | IO1/3 | Unspecified |
| 17 | IO1/4 | Unspecified |
| 18 | IO1/5 | Unspecified |
| 19 | IO1/6 | Unspecified |
| 20 | IO1/7 | Unspecified |
| 21 | A0 | Unspecified |
| 22 | SCL | Unspecified |
| 23 | SDA | Unspecified |
| 24 | VDD | Unspecified |

vroland/epdiy-hardware
Hardware design files for EPDiy: https://github.com/vroland/epdiy.




vroland/epdiy-hardware
Hardware design files for EPDiy: https://github.com/vroland/epdiy.

vroland/epdiy-hardware
Hardware design files for EPDiy: https://github.com/vroland/epdiy.

nunosousa/TelescopeMirrorTester
This is an application intended to provide useful tools to perform Foucault or Wire testing on reflective telescope mirrors
<iframe src="https://pcbkit.io/embed/parts/nxp/PCA9535PW" title="PCA9535PW in PCBKit" width="100%" height="480" style="border:0;border-radius:12px" allow="fullscreen" loading="lazy"></iframe><img src="https://pcbkit.io/embed/parts/nxp/PCA9535PW.jpg" alt="PCA9535PW" width="1200" height="900">[](https://pcbkit.io/parts/nxp/PCA9535PW)Yes. The symbol is EasyEDA_Cloud:PCA9535PW and the footprint Package_SO:TSSOP-24_4.4x7.8mm_P0.65mm, both drawn on this page. PCBKit places them on a board for you when you design with it.
TSSOP-24, with 24 pins. Its footprint is drawn on this page.
NXP Semiconductors publishes it: the Datasheet link on this page opens it.
JLCPCB lists it as part C255606, with 6,044 in stock; the sellers' links on this page open their listings.
Parts like it in the library: the PCA9555PW by NXP Semiconductors, the TCA9535PW by Texas Instruments, the TCA9555PW by Texas Instruments and the PCA9539PW by NXP Semiconductors. Check their datasheets: a part that fits the footprint may still differ in its ratings.
7 boards in 5 repositories on GitHub; the most starred are listed on this page, with their KiCad files.