2 layers140 × 150 mm
2 layers171.5 × 127 mm
Base station integrated
tmolteno/TART34Transient Array Radio Telescope
- Size
- 171.5 × 127 mm
- Copper layers
- 2
- Thickness
- 1.6 mm
- Parts
- 400
- Nets
- 105
- Pads
- 1,573
- Tracks, vias
- 1,261, 112
- Pours
- 2
- Routed
- Yes
- KiCad
- KiCad 5 (file 20171130)
- Created
- 3 Jun 2014
- Updated
- 3 Oct 2026
Overview
Base station integrated is an open-source printed circuit board by tmolteno, from the tmolteno/TART repository on GitHub, published under the LGPL-3.0 licence. It is a 2-layer board of 171.5 × 127 mm with 400 parts on 105 nets, routed with 1,261 tracks and 112 vias.
Its parts include 41 capacitors, 32 resistors, 27 ICs, 9 connectors and 6 fuses. It belongs with the radio and wireless and fPGA and programmable logic boards and the FPGA and CPLD boards of this library.
README
README.mdTransient Array Radio Telescope
This repository has been ARCHIVED. It has been split into many smaller repositories under the tart-telescope organization. see (https://github.com/tart-telescope) for details
The Transient Array Radio Telescope (TART) is a low-cost 24-element aperture synthesis array developed by the Elec Research Group at the University of Otago
The TART software and hardware designs are released as open-source designs and are licensed under the GPL v3.
The authors of the first version of the TART are Tim Molteno, Charles Shaw, Max Scheel and Phil Brown. Enquries about the TART should be addressed to Tim Molteno (tim@elec.ac.nz).
Connect to our development radio telescope here
Hardware
The TART hardware is designed using a combination of KiCAD (newest boards) and CadSoft's Eagle package. These designs are located in the hardware folder.
Firmware
The TART uses an FPGA to synchronize data from each receiver. The code for this in the Verilog language is in the hardware/FPGA directory
Installation
See the Installation Instructions file for more detail on installation.
Telescope API documentation
The Telescope API documentation describes how the TART is controlled via the network for configration and data retrieval.
Parts
400| Qty | Value | Footprint | References |
|---|---|---|---|
| 265 | VAL** | VIA_0.6_TART | via, via, via, via, via, via, via, via, via, via, via, via, via, via, via, via +249 |
| 32 | 0.1u | SM0603 | C1, C2, C10, C11, C12, C13, C14, C15, C16, C17, C18, C19, C20, C21, C22, C23 +16 |
| 28 | 100 | SM0603 | R1, R2, R10, R11, R12, R13, R14, R15, R16, R17, R18, R19, R20, R21, R22, R23 +12 |
| 24 | LTC2851 | SOIC8_TART | IC1, IC2, IC10, IC11, IC12, IC13, IC14, IC15, IC16, IC17, IC18, IC19, IC20, IC21, IC22, IC23 +8 |
| 8 | RJ45_TART | RJ45_8 | CON1, CON2, CON3, CON4, CON5, CON6, CON7, CON8 |
| 6 | FUSE | SM1206 | F1, F2, F3, F4, PF1, PF2 |
| 4 | 0.01 | SM0603 | C29, C32, C35, C38 |
| 4 | 1u | SM0805 | C27, C30, C33, C36 |
| 4 | VAL** | HOLE-3_2 | HOLE-3_2, HOLE-3_2, HOLE-3_2, HOLE-3_2 |
| 3 | 10u | E2-5_TART | PC2, PC3, PC6 |
| 2 | 0 | SM0603 | R29, R30 |
| 2 | 10k | SM0603 | R31, R32 |
| 2 | OK1-78SR_TART | OKI-78SR_TART | REG5V1, REG5V2 |
| 1 | 100u | E5-10,5_TART | PC1 |
| 1 | 1k | SM0603 | PR1 |
| 1 | 2200p | SM0603 | C26 |
| 1 | BMIS-105_BMIS-205 | BMIS_105_BMIS_205 | U2 |
| 1 | BRIDGE_TART | SOIC-4_TART | PIC1 |
| 1 | CONN_20X2 | RASP_PI_B+_TART | P1 |
| 1 | LED | LED-0805 | PWR1 |
| 1 | PAPILIO_TART | PAPILIO_TART | U1 |
| 1 | SPX3940_TART | SOT223 | REG3V3 |
| 1 | SWITCH | CS12ANW03_TART | SW1 |
| 1 | TCXO_TART | 4_SMD_TART | X1 |
| 1 | TVS_DIODE_BI_TART | SM0603 | D1 |
| 1 | TVS_DIODE_UNI_TART | SOD123_TART | PD2 |
| 1 | VAL** | logo | logo |
| 1 | XTAL_DRIVER_TART | 6TSSOP_TART | IC26 |
| 1 | ~ | AK300-2 | PCON1 |
More from tmolteno/TART
3- 2 layers30 × 25 mm
- 2 layers
Similar boards
- 2 layers215.8 × 159 mm
SNSP CPU-01
stonedDiscord/nonSNES
Super Nintendo Entertainment System PAL schematic and board layout
400 parts66GPL-3.0 - 2 layers99.6 × 114.8 mm
MiniFPGA panel
MicrochipTech/veryVerilog
Learn Verilog basics the easy way with the world's smallest FPGA.
400 parts15 - 2 layers191.3 × 181.7 mm
IO Card G3
PerMalmberg/IO-Card-G3
This is my custom I/O card, third generation. Main purpose is to serve as an alarm system.
400 parts7MIT - 2 layers172.2 × 211.6 mm
Slider potentiometer
SolderedElectronics/Slider-potentiometer-breakout-hardware-design
Hardware design, BOM, gerbers and 3D files for Slider-potentiometer-breakout designed by Soldered Electronics.
400 parts1 - 2 layers372.4 × 128.1 mm
Sagittarius
Astrid-Delestine/Remote-Access-Desktop-Terminal
All project requirements are listed in ./projreq.md
400 partsMIT - 2 layers84 × 84 mm
- 2 layers263 × 58.6 mm
Tiling Flex V1
Red-Singularity/Led_SnowBoards
Code and files for the variety of led snowboards we have made
399 parts1 - 2 layers366.9 × 114.3 mm
Questions
How big is the Base station integrated PCB?
It measures 171.5 × 127 mm and has 2 copper layers, 1.6 mm thick.
What parts does the Base station integrated use?
400 parts. The full list of its parts is on this page, with links to each part's symbol and footprint where PCBKit's library has them.
Where can I download the Base station integrated KiCad files?
From the tmolteno/TART repository on GitHub, at the commit this page was made from: the board is hardware/pcb/base_station/base_station_integrated.kicad_pcb. PCBKit opens the board in the browser, with nothing to install.
Can I use the Base station integrated design in my own project?
Its repository publishes it under the LGPL-3.0 licence: you may reuse it on that licence's terms (keep the author's notice, and for a copyleft licence share your changes alike).