4 layers16.9 × 119.4 mm
2 layers76.5 × 38 mm
STM32F401RE Dev board
PayloadCircuits/stm32f401re-evalboardTwo-layer STM32F401RE evaluation board (KiCad) — entry for the Mixed Traces PCB Design Competition
- Size
- 76.5 × 38 mm
- Copper layers
- 2
- Thickness
- 1.6 mm
- Parts
- 46
- Nets
- 64
- Pads
- 264
- Tracks, vias
- 461, 70
- Pours
- 1
- Routed
- Yes
- KiCad
- KiCad 9.0 (file 20241229)
- Created
- 5 Sep 2026
- Updated
- 15 Sep 2026
Overview
STM32F401RE Dev board is an open-source printed circuit board by PayloadCircuits, from the PayloadCircuits/stm32f401re-evalboard repository on GitHub, published under the CERN-OHL-P-2.0 licence. It is a 2-layer board of 76.5 × 38 mm with 46 parts on 64 nets, routed with 461 tracks and 70 vias.
It is built around the USBLC6-2SC6. Its parts include 16 capacitors, 10 connectors, 8 resistors, 3 ICs and 2 diodes. It belongs with the microcontroller boards boards and the STM32 boards of this library.
Main components
1README
README.mdSTM32F401RE Evaluation Board
Two-layer STM32F401RE (LQFP64) evaluation board designed in KiCad, built as a solo entry for the Mixed Traces PCB Design Competition, hosted by Mixed Signals (Electronics Association of MEC).
Overview
A compact, self-contained STM32F401RE dev board inspired by the NUCLEO-F401RE reference design, built to fit within a 100mm x 100mm, two-layer PCB. Per the competition rules, an on-board ST-LINK debugger is not required — programming and debugging are handled through an external SWD header instead.
Features
- STM32F401RET6 (LQFP64) microcontroller
- USB-C power input with CC1/CC2 pull-downs and USBLC6-2SC6 ESD protection
- NCP1117-3.3 LDO regulation
- 8MHz HSE crystal (derives both the 84MHz system clock and 48MHz USB clock)
- External SWD header for programming/debugging
- UART, SPI, and I2C headers
- 34 GPIO broken out across four expansion headers, each with 3V3/GND reference pins
- Dedicated power breakout header (VBUS, 3V3, GND)
- User + reset buttons, user + power LEDs
- Full ground plane pour on both copper layers
Tools
Designed entirely in KiCad 9.
Schematic
- https://github.com/PayloadCircuits/stm32f401re-evalboard/blob/main/Screenshot%202026-09-03%20185406.png
- https://github.com/PayloadCircuits/stm32f401re-evalboard/blob/main/schematic.pdf
PCB Layout
Gerber
https://github.com/PayloadCircuits/stm32f401re-evalboard/blob/main/GERBER.zip
Render Images
- https://github.com/PayloadCircuits/stm32f401re-evalboard/blob/main/Screenshot%202026-09-03%20185029.png
- https://github.com/PayloadCircuits/stm32f401re-evalboard/blob/main/Screenshot%202026-09-03%20185117.png
- https://github.com/PayloadCircuits/stm32f401re-evalboard/blob/main/Screenshot%202026-09-03%20185238.png
BOM with estimated component cost
https://github.com/PayloadCircuits/stm32f401re-evalboard/blob/main/BOM%20estimate.pdf
ERC and DRC results
- https://github.com/PayloadCircuits/stm32f401re-evalboard/blob/main/Screenshot%202026-09-15%20185338.png
- https://github.com/PayloadCircuits/stm32f401re-evalboard/blob/main/Screenshot%202026-09-15%20185429.png
Status
Entered in the Mixed Traces PCB Design Competition — progress checkpoint submitted 5 September 2026, final submission due 15 September 2026.
License
Hardware design files in this repository are licensed under the CERN Open Hardware Licence Version 2 - Permissive (CERN-OHL-P-2.0).
Author
Adarsh S — Payload Circuits
Parts
46| Qty | Value | Footprint | References |
|---|---|---|---|
| 9 | 0.1uf | Capacitor_SMD:C_0201_0603Metric_Pad0.64x0.40mm_HandSolder | C2, C3, C4, C6, C7, C8, C9, C12, C15 |
| 3 | 10uf | Capacitor_SMD:C_0805_2012Metric_Pad1.18x1.45mm_HandSolder | C1, C5, C17 |
| 2 | 10K | Resistor_SMD:R_0201_0603Metric_Pad0.64x0.40mm_HandSolder | R3, R4 |
| 2 | 22pf | Capacitor_SMD:C_0201_0603Metric_Pad0.64x0.40mm_HandSolder | C13, C14 |
| 2 | 4.7K | Resistor_SMD:R_0201_0603Metric_Pad0.64x0.40mm_HandSolder | R7, R8 |
| 2 | 470R | Resistor_SMD:R_0201_0603Metric_Pad0.64x0.40mm_HandSolder | R5, R6 |
| 2 | 5.1K | Resistor_SMD:R_0201_0603Metric_Pad0.64x0.40mm_HandSolder | R1, R2 |
| 2 | FerriteBead_Small | Inductor_SMD:L_0603_1608Metric_Pad1.05x0.95mm_HandSolder | FB1, FB2 |
| 1 | 1uf | Capacitor_SMD:C_0805_2012Metric_Pad1.18x1.45mm_HandSolder | C10 |
| 1 | 2.2uf | Capacitor_SMD:C_0805_2012Metric_Pad1.18x1.45mm_HandSolder | C11 |
| 1 | 8MHz | Crystal:Crystal_SMD_0603-2Pin_6.0x3.5mm_HandSoldering | Y1 |
| 1 | DFU | Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical | JP1 |
| 1 | GPIO_A | Connector_PinSocket_2.54mm:PinSocket_1x12_P2.54mm_Vertical | J6 |
| 1 | GPIO_B | Connector_PinSocket_2.54mm:PinSocket_1x11_P2.54mm_Vertical | J7 |
| 1 | GPIO_C | Connector_PinSocket_2.54mm:PinSocket_1x11_P2.54mm_Vertical | J8 |
| 1 | GPIO_D | Connector_PinSocket_2.54mm:PinSocket_1x08_P2.54mm_Vertical | J10 |
| 1 | I2C | Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical | J4 |
| 1 | LED_PWR | LED_SMD:LED_0805_2012Metric_Pad1.15x1.40mm_HandSolder | D2 |
| 1 | LED_user | LED_SMD:LED_0805_2012Metric_Pad1.15x1.40mm_HandSolder | D1 |
| 1 | LOGO | LOGO | G*** |
| 1 | NCP1117-3.3_SOT223 | Package_TO_SOT_SMD:SOT-223-3_TabPin2 | U1 |
| 1 | POWER | Connector_PinSocket_2.54mm:PinSocket_1x06_P2.54mm_Vertical | J9 |
| 1 | SPI | Connector_PinHeader_2.54mm:PinHeader_1x05_P2.54mm_Vertical | J5 |
| 1 | STM32F401RETx | Package_QFP:LQFP-64_10x10mm_P0.5mm | U3 |
| 1 | SWD | Connector_PinHeader_2.54mm:PinHeader_1x05_P2.54mm_Vertical | J2 |
| 1 | SW_RST | Button_Switch_SMD:SW_SPST_TL3342 | SW1 |
| 1 | SW_user | Button_Switch_SMD:SW_SPST_TL3342 | SW2 |
| 1 | UART | Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical | J3 |
| 1 | USBLC6-2SC6 | Package_TO_SOT_SMD:SOT-23-6 | U2 |
| 1 | USB_C_Receptacle_USB2.0_14P | Connector_USB:USB_C_Receptacle_GCT_USB4085 | J1 |
Similar boards
- 2 layers290.1 × 130 mm
- 4 layers95 × 55.5 mm
EinkPDA keyboard
TalismanDesign/PocketMage_PDA
An E-Ink PDA device using the ESP32 S3.
137 parts2kApache-2.0 - 4 layers299 × 127 mm
- 2 layers42 × 67 mm
- 2 layers134 × 88 mm
Tulipcc
shorepine/tulipcc
The Tulip Creative Computer and AMYboard - portable Python synthesizers
103 parts978 - 4 layers70.8 × 108 mm
- 4 layers28.2 × 26.1 mm
DongleHiderPlus PCB
LeoDJ/FW-EC-DongleHiderPlus
Framework Expansion Card that includes a USB hub to hide a bare dongle inside and still have a USB-A port externally
23 parts497CERN-OHL-W-2.0
Questions
How big is the STM32F401RE Dev board PCB?
It measures 76.5 × 38 mm and has 2 copper layers, 1.6 mm thick.
What parts does the STM32F401RE Dev board use?
46 parts, built around the USBLC6-2SC6. The full list of its parts is on this page, with links to each part's symbol and footprint where PCBKit's library has them.
Where can I download the STM32F401RE Dev board KiCad files?
From the PayloadCircuits/stm32f401re-evalboard repository on GitHub, at the commit this page was made from: the board is hardware/STM32F401RE_Dev_board.kicad_pcb and its schematic hardware/STM32F401RE_Dev_board.kicad_sch. PCBKit opens the board in the browser, with nothing to install.
Can I use the STM32F401RE Dev board design in my own project?
Its repository publishes it under the CERN-OHL-P-2.0 licence: you may reuse it on that licence's terms (keep the author's notice, and for a copyleft licence share your changes alike).