4 layers85 × 55 mm
Device
jayis1/hacker-devices
Full-cycle hardware designs for security research devices — each device is a subfolder with its own README, schematics, PCB layout, and software stack
29 parts2
4 layers125 × 75 mm
Device
jayis1/hacker-devices2Full-cycle hardware designs for security research devices — each device is a subfolder with its own README, schematics, PCB layout, and software stack
- Size
- 125 × 75 mm
- Copper layers
- 4
- Thickness
- 1.6 mm
- Parts
- 7
- Nets
- 26
- Pads
- 58
- Tracks, vias
- 20, 0
- Routed
- Yes
- KiCad
- KiCad 8 (file 20240108)
- Created
- 12 Jun 2026
- Updated
- 6 Nov 2026
Overview
Device is an open-source printed circuit board by jayis1, from the jayis1/hacker-devices repository on GitHub. It is a 4-layer board of 125 × 75 mm with 7 parts on 26 nets, routed with 20 tracks and 0 vias.
It is built around the LFE5U-25F-6BG256C, STM32U575VIT6 and AP2112K-3.3. Its parts include 3 ICs, 3 connectors and 1 switch. It belongs with the STM32 and FPGA and CPLD boards of this library.
Main components
3
LFE5U-25F-6BG256C
CABGA-2560℃~+85℃ 1.045V~1.155V 1032192bit 197 24000 6000 ECP5 Supports hot swap、Supports SEU error detection and correction CABGA-256 Programmable Logic Device (CPLDs/FPGAs) ROHSLatticeProgrammable Logic Device (CPLDs/FPGAs)
STM32U575VIT6
LQFP-100(14x14)Microcontrollers (MCU/MPU/SOC)STMicroelectronics
AP2112K-3.3
SOT253.3V 600mA CMOS Low Dropout Linear Regulator with EnableDiodes IncorporatedUncategorised
README
README.mdHacker Devices — Open Hardware for Security Research
A collection of fully open-source hardware designs for legitimate security research and pentesting. Every device is complete end-to-end: engineering docs, KiCad schematics & PCB layouts, production C/Python firmware, and React Native companion apps. Build it, flash it, run the app, start researching.
What's Inside Every Device
No half-finished reference designs. Each device folder contains the full stack:
| Category | Files | Description |
|---|---|---|
| Engineering Docs | phase1_conceptual_architecture.md → phase4_software_stack.md | 4-phase design process: requirements, BOM & netlists, PCB layout rules, software stack |
| KiCad Schematics | kicad/*.kicad_pro, *.kicad_sch, *.kicad_pcb | Full schematic with real component symbols, net labels, power flags, and board outline with placed footprints |
| C/Python Firmware | firmware/main.c, registers.h, board.h, drivers/, Makefile | Production-quality MCU firmware — init code, drivers with DMA, USB descriptors, wire protocol |
| React Native App | app/App.js, screens/, components/, utils/protocol.js, package.json | Companion mobile app for device control, configuration, real-time status, and data capture |
Design Methodology
Every device follows a rigorous 4-phase process:
| Phase | Document | Contents |
|---|---|---|
| Phase 1 | phase1_conceptual_architecture.md | Purpose, performance targets, constraints, block diagram, bus topology, power domains |
| Phase 2 | phase2_component_selection_schematics.md | BOM with real part numbers, pinouts/MUX tables, decoupling networks, netlists, impedance matching |
| Phase 3 | phase3_pcb_blueprints_layout.md | PCB stackup, routing rules, length matching, via strategy, thermal management, DFM notes |
| Phase 4 | phase4_software_stack.md | MMIO/register defs, clock & GPIO init (production C), critical device driver, device tree, bootloader |
Devices
| # | Device | Status | Description |
|---|---|---|---|
| 1 | wifi-pentest-dongle/ | ✅ Complete | 802.11ax monitor/inject, deauth, PMKID capture |
| 2 | rf-transceiver-tool/ | ✅ Complete | Sub-GHz + 2.4GHz multi-protocol (CC1101 + nRF24) |
| 3 | badusb-injector | ⏳ Queued | HID emulation payload injector, multi-profile |
| 4 | nfc-rfid-cloner | ⏳ Queued | 13.56MHz + 125kHz, Mifare/EM4100 |
| 5 | network-tap-mitm | ⏳ Queued | 2× GbE transparent bridge, packet capture |
| 6 | can-bus-analyzer | ⏳ Queued | OBD-II + CAN-FD, automotive pentest |
| 7 | sdr-keyfob-replay | ⏳ Queued | 433/315MHz keyfob capture & replay |
| 8 | ble-sniffer-spoofer | ⏳ Queued | nRF52, advertisement inject, GATT fuzz |
| 9 | imsi-catcher-detector | ⏳ Queued | LTE/4G SDR analysis |
| 10 | biometric-bypass-toolkit | ⏳ Queued | Fingerprint emulation, RFID clone for access control |
Constraints
- BOM target: Under $100 per device
- Form factor: Portable, USB-powered or battery-operated
- All designs use real, purchasable components with exact part numbers
- KiCad schematics are valid KiCad 7+ format — open them directly
- Firmware is production-quality C — not stubs or pseudocode
- React Native apps have working UI with proper state management and wire protocol matching the firmware
License
| Component | License |
|---|---|
| Hardware design (KiCad) | CERN-OHL-S v2 |
| C firmware & drivers | GPL-2.0 |
| Python tools & scripts | MIT |
| React Native companion apps | MIT |
Parts
7| Qty | Value | Footprint | References |
|---|---|---|---|
| 1 | AP2112K-3.3 | Package_TO_SOT_SMD:SOT-23-5 | U5 |
| 1 | HOST SD | Connector_Card:SD_Hirose_DM3AT-SF-PEJM5 | J1 |
| 1 | LFE5U-25F-6BG256C | Package_BGA:Lattice_caBGA-256_14x14mm_Layout16x16_P0.8mm | U1 |
| 1 | PHYSICAL ARM | Button_Switch_SMD:SW_SPST_CK_RS282G05A3 | SW1 |
| 1 | STM32U575VIT6 | Package_QFP:LQFP-100_14x14mm_P0.5mm | U2 |
| 1 | TARGET CARD | Connector_Card:microSD_HC_Hirose_DM3D-SF | J2 |
| 1 | USB-C | Connector_USB:USB_C_Receptacle_GCT_USB4105-xx-A_16P_TopMnt_Horizontal | J3 |
More from jayis1/hacker-devices
12- 70 × 40 mm
Silent symphony
jayis1/hacker-devices
Full-cycle hardware designs for security research devices — each device is a subfolder with its own README, schematics, PCB layout, and software stack
27 parts2 - 4 layers65 × 30 mm
Chronos phantom
jayis1/hacker-devices
Full-cycle hardware designs for security research devices — each device is a subfolder with its own README, schematics, PCB layout, and software stack
26 parts2 - 4 layers70 × 45 mm
Device
jayis1/hacker-devices
Full-cycle hardware designs for security research devices — each device is a subfolder with its own README, schematics, PCB layout, and software stack
25 parts2 - 4 layers85 × 24 mm
Trace reaper
jayis1/hacker-devices
Full-cycle hardware designs for security research devices — each device is a subfolder with its own README, schematics, PCB layout, and software stack
24 parts2 - 4 layers86 × 55 mm
Device
jayis1/hacker-devices
Full-cycle hardware designs for security research devices — each device is a subfolder with its own README, schematics, PCB layout, and software stack
22 parts2 - 4 layers120 × 22 mm
Acoustic phantom
jayis1/hacker-devices
Full-cycle hardware designs for security research devices — each device is a subfolder with its own README, schematics, PCB layout, and software stack
20 parts2 - 4 layers80 × 40 mm
Device
jayis1/hacker-devices
Full-cycle hardware designs for security research devices — each device is a subfolder with its own README, schematics, PCB layout, and software stack
20 parts2 - 4 layers85 × 54 mm
Rf transceiver tool
jayis1/hacker-devices
Full-cycle hardware designs for security research devices — each device is a subfolder with its own README, schematics, PCB layout, and software stack
20 parts2 - 2 layers118 × 68 mm
Device
jayis1/hacker-devices
Full-cycle hardware designs for security research devices — each device is a subfolder with its own README, schematics, PCB layout, and software stack
19 parts2 - 4 layers50 × 24 mm
Ghostbus
jayis1/hacker-devices
Full-cycle hardware designs for security research devices — each device is a subfolder with its own README, schematics, PCB layout, and software stack
18 parts2 - 4 layers22 × 18 mm
Device
jayis1/hacker-devices
Full-cycle hardware designs for security research devices — each device is a subfolder with its own README, schematics, PCB layout, and software stack
18 parts2
Similar boards
- 4 layers431.5 × 125.5 mm
Clavier
lsartory/Clavier
An FPGA-based mechanical keyboard with an integrated USB hub and communication interfaces
344 parts212 - 4 layers64.5 × 60 mm
- 6 layers499.5 × 326 mm
OLD obfuscated DontUse link
Jeo0/atg-client
automatic trajectory generator cross-platform client for acoustic volumetric displays (dis our thesis :))
548 parts3 - 4 layers100 × 60 mm
Work after r3
cfbird/usb3-sdr
USB3 direct-sampling HF SDR: AD9649 ADC -> ECP5 FPGA DDC -> FT601 USB 3. KiCad 9 + Verilog, co-designed by Claude and Gemini (AGY).
231 parts - 6 layers90 × 90 mm
Clock odial
JulienKluge/Clock-odial
Clock-odial is a PCB featuring a ECP5 fpga for frequency/clock signal processing
370 partsMIT - 4 layers54.8 × 45.1 mm
FPGA SDRAM
Rahul9-spb/FPGA-1
A compact 4-layer FPGA development board based on the Lattice LFE5U-25F-6BG256C, designed to explore high-speed PCB design, FPGA hardware, memory interfaces, and signal integrity practices.
126 parts - 4 layers65 × 30 mm
- 6 layers100 × 100 mm
Questions
How big is the Device PCB?
It measures 125 × 75 mm and has 4 copper layers, 1.6 mm thick.
What parts does the Device use?
7 parts, built around the LFE5U-25F-6BG256C, STM32U575VIT6 and AP2112K-3.3. The full list of its parts is on this page, with links to each part's symbol and footprint where PCBKit's library has them.
Where can I download the Device KiCad files?
From the jayis1/hacker-devices repository on GitHub, at the commit this page was made from: the board is sdio-sentinel/kicad/device.kicad_pcb. PCBKit opens the board in the browser, with nothing to install.
Can I use the Device design in my own project?
Its repository states no licence, so its author keeps all rights: ask jayis1 before reusing the design.