Skip to the content
12345678

TLV9362ID

Texas InstrumentsExtended

-20V~-2.25V、2.25V~20V -40℃~+125℃ 1.25uV/℃ 10.6MHz 10pA 10pA 110dB 2 2.6mA 25V/us 4.5V~40V 400uV 60mA 6nV/√Hz@1kHz ESD protection、EMI filtering/RF suppression Rail-to-rail output SOIC-8 Operational Amplifier ROHS

Part id
ti/TLV9362ID
Category
Operational Amplifier
Package
SOIC-8
Pins
8
In stock
195 at JLCPCB (C4367884)
Used on
4 open-source boards

Overview

The TLV9362ID is an operational Amplifier made by Texas Instruments in a SOIC-8 package with 8 pins. -20V~-2.25V、2.25V~20V -40℃~+125℃ 1.25uV/℃ 10.6MHz 10pA 10pA 110dB 2 2.6mA 25V/us 4.5V~40V 400uV 60mA 6nV/√Hz@1kHz ESD protection、EMI filtering/RF suppression Rail-to-rail output SOIC-8 Operational Amplifier ROHS.

PCBKit's library has its KiCad symbol (EasyEDA_Cloud:HT4560BRZ, from EasyEDA) and its footprint (Package_SO:SOIC-8_3.9x4.9mm_P1.27mm, from KiCad's library), ready for a KiCad board. 195 are in stock at JLCPCB (part C4367884). 4 open-source boards in 3 repositories on GitHub use it.

Symbol

4V-8V+
EasyEDA_Cloud:HT4560BRZFrom EasyEDA

Footprint

12345678
Package_SO:SOIC-8_3.9x4.9mm_P1.27mmFrom KiCad's library

From the datasheet

10
Supply, least
4.5 V · V+ – V–, recommended operating min · p. 6
Supply, most
40 V · V+ – V–, recommended operating max · p. 6
Supply, absolute maximum
42 V · V+ – V–, absolute maximum · p. 6
Works from
-40 °C · specified operating ambient min · p. 6
Works up to
125 °C · specified operating ambient max · p. 6
Junction, hottest
150 °C · junction temperature absolute maximum · p. 6
Takes working
5.2 mA · sum of two amplifiers' typical quiescent currents, IO = 0 A · p. 9
Junction to air (D (SOIC))
131 K/W · junction-to-ambient thermal resistance · p. 7
Junction to case (D (SOIC))
73 K/W · junction-to-case top thermal resistance · p. 7
Junction to board (D (SOIC))
74.5 K/W · junction-to-board thermal resistance · p. 7

What it is and has

9
Input offset voltage
±400 µV · p. 1
Input offset voltage drift
±1.25 µV/°C · p. 1
Common-mode rejection
110 dB · p. 1
Input bias current
±10 pA · p. 1
Output
Rail-to-rail · p. 1
Gain-bandwidth product
10.6 MHz, unity-gain stable · p. 1
Slew rate
25 V/µs · p. 1
EMI filtering
Integrated electromagnetic interference filtering · p. 18
Protection
Thermal protection turns off output drive above 170°C · p. 18

Specifications

57
ParameterConditionsAs printedPage
Supply voltage VSVS = (V+) – (V–); over operating ambient temperature rangemin 0 · max 42 V6
Signal input pinsCurrentmin -10 · max 10 mA6
Operating ambient temperature TAmin -55 · max 150 °C6
Junction temperature TJmax 150 °C6
Storage temperature Tstgmin -65 · max 150 °C6
Electrostatic discharge V(ESD)Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001; ±2500 Vmax 2500 V6
Electrostatic discharge V(ESD)Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002; ±1500 Vmax 1500 V6
Supply voltage, (V+) – (V–) VSover operating ambient temperature rangemin 4.5 · max 40 V6
Specified temperature TAmin -40 · max 125 °C6
Junction-to-ambient thermal resistance RθJATLV9362, D (SOIC), 8 PINStyp 131 °C/W7
Junction-to-case (top) thermal resistance RθJC(top)TLV9362, D (SOIC), 8 PINStyp 73 °C/W7
Junction-to-board thermal resistance RθJBTLV9362, D (SOIC), 8 PINStyp 74.5 °C/W7
Junction-to-top characterization parameter ψJTTLV9362, D (SOIC), 8 PINStyp 25 °C/W7
Junction-to-board characterization parameter ψJBTLV9362, D (SOIC), 8 PINStyp 73.8 °C/W7
Input offset voltage VOSVCM = V–; TA = 25°C; typical ±0.4 mV, maximum ±1.7 mVtyp 0.4 · max 1.7 mV8
Input offset voltage VOSVCM = V–; TA = –40°C to 125°C; maximum ±2 mVmax 2 mV8
Input offset voltage drift dVOS/dTVCM = V–; TA = –40°C to 125°C; typical ±1.25 uV/℃typ 1.25 uV/℃8
Input offset voltage versus power supply PSRRVCM = V–, VS = 5 V to 40 V; TA = –40°C to 125°C; typical ±1.5 uV/V, maximum ±7.5 uV/V; specified by characterization onlytyp 1.5 · max 7.5 uV/V8
DC channel separationtyp 1 uV/V8
Input bias current IBtypical ±10 pAtyp 10 pA8
Input offset current IOStypical ±10 pAtyp 10 pA8
Input voltage noise ENf = 0.1 Hz to 10 Hztyp 6 uVPP8
Input voltage noise ENf = 0.1 Hz to 10 Hztyp 1 uVRMS8
Input voltage noise density eNf = 1 kHztyp 8.5 nV/√Hz8
Input voltage noise density eNf = 10 kHztyp 6 nV/√Hz8
Input current noise density iNf = 1 kHztyp 100 fA/√Hz8
Common-mode rejection ratio CMRRVS = 40 V, V– < VCM < (V+) – 2 V; TA = –40°C to 125°Cmin 95 · typ 110 dB8
Common-mode rejection ratio CMRRVS = 5 V, V– < VCM < (V+) – 2 V; TA = –40°C to 125°C; specified by characterization onlymin 75 · typ 85 dB8
Open-loop voltage gain AOLVS = 40 V, VCM = VS / 2, (V–) + 0.1 V < VO < (V+) – 0.1 V; TA = 25°Cmin 115 · typ 130 dB8
Open-loop voltage gain AOLVS = 40 V, VCM = VS / 2, (V–) + 0.12 V < VO < (V+) – 0.12 V; TA = –40°C to 125°Ctyp 130 dB8
Open-loop voltage gain AOLVS = 5 V, VCM = VS / 2, (V–) + 0.1 V < VO < (V+) – 0.1 V; TA = 25°C; specified by characterization onlymin 100 · typ 120 dB8
Open-loop voltage gain AOLVS = 5 V, VCM = VS / 2, (V–) + 0.1 V < VO < (V+) – 0.1 V; TA = –40°C to 125°C; specified by characterization onlytyp 120 dB8
Gain-bandwidth product GBWtyp 10.6 MHz8
Slew rate SRVS = 40 V, G = +1, VSTEP = 10 V, CL = 20 pFtyp 25 V/us8
Settling time tSTo 0.1%, VS = 40 V, VSTEP = 10 V, G = +1, CL = 20 pFtyp 0.65 us8
Settling time tSTo 0.1%, VS = 40 V, VSTEP = 2 V, G = +1, CL = 20 pFtyp 0.3 us8
Settling time tSTo 0.01%, VS = 40 V, VSTEP = 10 V, G = +1, CL = 20 pFtyp 0.86 us8
Settling time tSTo 0.01%, VS = 40 V, VSTEP = 2 V, G = +1, CL = 20 pFtyp 0.44 us8
Phase marginG = +1, RL = 10 kΩ, CL = 20 pFtyp 64 °8
Overload recovery timeVIN × gain > VStyp 170 ns8
Total harmonic distortion + noise THD+NVS = 40 V, VO = 3 VRMS, G = 1, f = 1 kHz, RL = 10 kΩtyp 0.0001 %8
Total harmonic distortion + noise THD+NVS = 40 V, VO = 3 VRMS, G = 1, f = 1 kHz, RL = 10 kΩtyp 120 dB8
Total harmonic distortion + noise THD+NVS = 10 V, VO = 3 VRMS, G = 1, f = 1 kHz, RL = 128 Ωtyp 0.0056 %8
Total harmonic distortion + noise THD+NVS = 10 V, VO = 3 VRMS, G = 1, f = 1 kHz, RL = 128 Ωtyp 85 dB8
Total harmonic distortion + noise THD+NVS = 10 V, VO = 0.4 VRMS, G = 1, f = 1 kHz, RL = 32 Ωtyp 0.00056 %8
Total harmonic distortion + noise THD+NVS = 10 V, VO = 0.4 VRMS, G = 1, f = 1 kHz, RL = 32 Ωtyp 105 dB8
Voltage output swing from railPositive and negative rail headroom; VS = 40 V, RL = no loadtyp 10 mV9
Voltage output swing from railPositive and negative rail headroom; VS = 40 V, RL = 2 kΩtyp 250 · max 400 mV9
Short-circuit current ISCtypical ±60 mA; sudden short at high supply voltage can cause rapid thermal shutdowntyp 60 mA9
Quiescent current per amplifier IQIO = 0 A; TA = 25°Ctyp 2.6 · max 3 mA9
Quiescent current per amplifier IQIO = 0 A; TA = –40°C to 125°Cmax 3.2 mA9
EMIRR IN+400 MHztyp 50 dB18
EMIRR IN+900 MHztyp 56.3 dB18
EMIRR IN+1.8 GHztyp 65.6 dB18
EMIRR IN+2.4 GHztyp 70 dB18
EMIRR IN+3.6 GHztyp 78.9 dB18
EMIRR IN+5 GHztyp 91 dB18

Pins, by the datasheet

8
1 OUT1
Output, channel 1 · p. 4
2 IN1–
Inverting input, channel 1 · p. 4
3 IN1+
Noninverting input, channel 1 · p. 4
4 V–
Negative (lowest) power supply · p. 4
5 IN2+
Noninverting input, channel 2 · p. 4
6 IN2–
Inverting input, channel 2 · p. 4
7 OUT2
Output, channel 2 · p. 4
8 V+
Positive (highest) power supply · p. 4

Open-source boards using it

4
  • 4 layers170 × 100 mmYamhillFrontPanel, the printed circuit board in 3D

    YamhillFrontPanel

    NT7S/Yamhill

    Modular learning system for radio electronics

    211 parts9
  • 2 layers50 × 50 mmYamhillActiveAFFilter, the printed circuit board in 3D

    YamhillActiveAFFilter

    NT7S/Yamhill

    Modular learning system for radio electronics

    33 parts9
  • 4 layers91.9 × 56.3 mmReadout 64x64 regulated, the printed circuit board in 3D

    Readout 64x64 regulated

    tactilearena/tactilearena.github.io

    Scalable high-density tactile arenas for measuring ground-contact forces in freely moving animals: hardware design files, firmware, acquisition and analysis software, and the project website.

    66 parts1MIT
  • 2 layers81 × 85 mmBluetoothClassD, the printed circuit board in 3D

    BluetoothClassD

    smileym4n-collab/Kicadprojects

    134 parts

Parts like it

8

Questions

Is there a KiCad symbol and footprint for the TLV9362ID?

Yes. The symbol is EasyEDA_Cloud:HT4560BRZ and the footprint Package_SO:SOIC-8_3.9x4.9mm_P1.27mm, both drawn on this page. PCBKit places them on a board for you when you design with it.

What package is the TLV9362ID?

SOIC-8, with 8 pins. Its footprint is drawn on this page.

Where is the TLV9362ID datasheet?

Texas Instruments publishes it: the Datasheet link on this page opens it.

Where can I order the TLV9362ID?

JLCPCB lists it as part C4367884, with 195 in stock; the sellers' links on this page open their listings.

What can replace the TLV9362ID?

Parts like it in the library: the TS922IDT by STMicroelectronics, the LMV358B-SR by 3PEAK, the MC33178D by onsemi and the BUF634AID by Texas Instruments. Check their datasheets: a part that fits the footprint may still differ in its ratings.

Which open-source boards use the TLV9362ID?

4 boards in 3 repositories on GitHub; the most starred are listed on this page, with their KiCad files.