
Fpga candelabra
chipsalliance/rocket-pcb
PCB libraries and templates for rocket-chip based FPGA/ASIC designs

The LSF0108PW is a translators, Level Shifter made by Texas Instruments in a TSSOP-20 package with 20 pins. -40℃~+125℃ 1 1.8V~5.5V 8 950mV~4.5V Auto Direction Detection Bidirectional Push-Pull、Open Drain TSSOP-20 Translators, Level Shifters ROHS.
PCBKit's library has its KiCad symbol (Logic_LevelTranslator:LSF0108PW, from KiCad's library) and its footprint (Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm, from KiCad's library), ready for a KiCad board. 24,617 are in stock at JLCPCB (part C190219). 9 open-source boards in 8 repositories on GitHub use it.
| Parameter | Conditions | As printed | Page |
|---|---|---|---|
| Input voltage range VI | Over operating free-air temperature range | min -0.5 · max 7 V | 5 |
| Input-output voltage range VI/O | Over operating free-air temperature range | min -0.5 · max 7 V | 5 |
| Continuous channel current | Over operating free-air temperature range | max 128 mA | 5 |
| Input Clamp Current IIK | VI < 0 | max -50 mA | 5 |
| Junction temperature TJ(Max) | max 150 °C | 5 | |
| Storage temperature Tstg | min -65 · max 150 °C | 5 | |
| Electrostatic discharge V(ESD) | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 | min -2000 · max 2000 V | 5 |
| Electrostatic discharge V(ESD) | Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 | min -1000 · max 1000 V | 5 |
| Input-output voltage VI/O | A1, A2 - An, B2 - Bn | min 0 · max 5.5 V | 5 |
| Reference Voltage Vref_A/B/EN | Translation constraints in footnote (1) | min 0 · max 5.5 V | 5 |
| Switch mode enable voltage (Switch mode enable voltage) EN-Switch | Switch mode | min 1.5 · max 5.5 V | 5 |
| Pass switch current IPASS | max 64 mA | 5 | |
| Ambient temperature TA | min -40 · max 125 °C | 5 | |
| Junction-to-ambient thermal resistance RθJA | LSF0108, PW (TSSOP), 20 pins | typ 108.8 °C/W | 6 |
| Junction-to-case (top) thermal resistance RθJC(top) | LSF0108, PW (TSSOP), 20 pins | typ 45.7 °C/W | 6 |
| Junction-to-board thermal resistance RθJB | LSF0108, PW (TSSOP), 20 pins | typ 61.8 °C/W | 6 |
| Junction-to-top characterization parameter ΨJT | LSF0108, PW (TSSOP), 20 pins | typ 10.4 °C/W | 6 |
| Junction-to-board characterization parameter ΨJB | LSF0108, PW (TSSOP), 20 pins | typ 61.1 °C/W | 6 |
| Input clamp voltage VIK | II = -18 mA, VEN = 0 V | min -1.2 · max 0 V | 6 |
| Input leakage current IIH | VI = 5 V, VO = 0 V, VEN = 0 V | min 0.001 · typ 0.5 · max 3 uA | 6 |
| Supply current ICC | Vref_B = VEN = 5.5 V, Vref_A = 4.5 V, IO = 0, VI = VCC or GND | min 0.002 · typ 0.05 · max 1.5 uA | 6 |
| Input capacitance CI(EN) | VI = 3 V or 0 V | typ 40 pF | 6 |
| Off capacitance CIO(off) | VO = 3 V or 0 V, VEN = 0 V | typ 4 · max 6 pF | 6 |
| On capacitance CIO(on) | VO = 3 V or 0 V, VEN = 3 V | typ 10.5 · max 12.5 pF | 6 |
| On-state resistance RON | VI = 0 V, Vref_B = 5 V, IO = 64 mA, Vref_A = 1 V; application connected current source configuration | typ 5 Ω | 6 |
| On-state resistance RON | VI = 0 V, Vref_B = 5 V, IO = 64 mA, Vref_A = 1.8 V; application connected current source configuration | typ 4 Ω | 6 |
| On-state resistance RON | VI = 0 V, Vref_B = 5 V, IO = 64 mA, Vref_A = 2.5 V; application connected current source configuration | typ 3 Ω | 6 |
| On-state resistance RON | VI = 0 V, Vref_B = 5 V, IO = 64 mA, Vref_A = 3.3 V; application connected current source configuration | typ 3 Ω | 6 |
| On-state resistance RON | VI = 0 V, Vref_B = 5 V, IO = 20 mA, Vref_A = 0.65 V; application connected current source configuration | typ 15 Ω | 6 |
| On-state resistance RON | VI = 0 V, Vref_B = 5 V, IO = 32 mA, Vref_A = 1 V; application connected current source configuration | typ 5 Ω | 6 |
| On-state resistance RON | VI = 0 V, Vref_B = 5 V, IO = 32 mA, Vref_A = 1.8 V; application connected current source configuration | typ 4 Ω | 6 |
| On-state resistance RON | VI = 0 V, Vref_B = 5 V, IO = 32 mA, Vref_A = 2.5 V; application connected current source configuration | typ 3 Ω | 6 |
| On-state resistance RON | VI = 0 V, Vref_B = 5 V, IO = 32 mA, Vref_A = 3.3 V; application connected current source configuration | typ 3 Ω | 6 |
| On-state resistance RON | VI = 1.8 V, Vref_B = 5 V, IO = 15 mA, Vref_A = 3.3 V; application connected current source configuration | typ 4 Ω | 6 |
| On-state resistance RON | VI = 1 V, Vref_B = 3.3 V, IO = 10 mA, Vref_A = 1.8 V; application connected current source configuration | typ 7 Ω | 6 |
| On-state resistance RON | VI = 0 V, Vref_B = 3.3 V, IO = 10 mA, Vref_A = 0.65 V; application connected current source configuration | typ 15 Ω | 6 |
| On-state resistance RON | VI = 0 V, Vref_B = 3.3 V, IO = 10 mA, Vref_A = 1 V; application connected current source configuration | typ 5 Ω | 6 |
| On-state resistance RON | VI = 0 V, Vref_B = 1.8 V, IO = 10 mA, Vref_A = 0.65 V; application connected current source configuration | typ 15 Ω | 6 |
| On-state resistance RON | VI = 0 V, Vref_B = 1.8 V, IO = 10 mA, Vref_A = 1 V; application connected current source configuration | typ 6 Ω | 6 |
| Low-to-high propagation delay TPLH | VCCB = 3.3 V, VCCB = VIH = Vref_A + 1, VIL = 0, VM = 0.5Vref_A; CL = 15 pF; specified by simulation | typ 0.75 ns | 7 |
| Low-to-high propagation delay TPLH | VCCB = 3.3 V, VCCB = VIH = Vref_A + 1, VIL = 0, VM = 0.5Vref_A; CL = 30 pF; specified by simulation | typ 1.4 ns | 7 |
| Low-to-high propagation delay TPLH | VCCB = 3.3 V, VCCB = VIH = Vref_A + 1, VIL = 0, VM = 0.5Vref_A; CL = 50 pF; specified by simulation | typ 1.9 ns | 7 |
| High to low propagation delay TPHL | VCCB = 3.3 V, VCCB = VIH = Vref_A + 1, VIL = 0, VM = 0.5Vref_A; CL = 15 pF; specified by simulation | typ 0.85 ns | 7 |
| High to low propagation delay TPHL | VCCB = 3.3 V, VCCB = VIH = Vref_A + 1, VIL = 0, VM = 0.5Vref_A; CL = 30 pF; specified by simulation | typ 1.5 ns | 7 |
| High to low propagation delay TPHL | VCCB = 3.3 V, VCCB = VIH = Vref_A + 1, VIL = 0, VM = 0.5Vref_A; CL = 50 pF; specified by simulation | typ 2 ns | 7 |
| Low-to-high propagation delay TPLH | VCCB = 2.5 V, VCCB = VIH = Vref_A + 1, VIL = 0, VM = 0.5Vref_A; CL = 15 pF; specified by simulation | typ 0.8 ns | 7 |
| Low-to-high propagation delay TPLH | VCCB = 2.5 V, VCCB = VIH = Vref_A + 1, VIL = 0, VM = 0.5Vref_A; CL = 30 pF; specified by simulation | typ 1.45 ns | 7 |
| Low-to-high propagation delay TPLH | VCCB = 2.5 V, VCCB = VIH = Vref_A + 1, VIL = 0, VM = 0.5Vref_A; CL = 50 pF; specified by simulation | typ 2 ns | 7 |
| High to low propagation delay TPHL | VCCB = 2.5 V, VCCB = VIH = Vref_A + 1, VIL = 0, VM = 0.5Vref_A; CL = 15 pF; specified by simulation | typ 0.9 ns | 7 |
| High to low propagation delay TPHL | VCCB = 2.5 V, VCCB = VIH = Vref_A + 1, VIL = 0, VM = 0.5Vref_A; CL = 30 pF; specified by simulation | typ 1.55 ns | 7 |
| High to low propagation delay TPHL | VCCB = 2.5 V, VCCB = VIH = Vref_A + 1, VIL = 0, VM = 0.5Vref_A; CL = 50 pF; specified by simulation | typ 2.1 ns | 7 |
| Low-to-high propagation delay TPLH | VCCB = 3.3 V, VCCB = VT = Vref_A + 1, Vref_A = VIH, VIL = 0, VM = 0.5Vref_A, RL = 300 Ω; CL = 15 pF; specified by simulation | typ 0.9 ns | 7 |
| Low-to-high propagation delay TPLH | VCCB = 3.3 V, VCCB = VT = Vref_A + 1, Vref_A = VIH, VIL = 0, VM = 0.5Vref_A, RL = 300 Ω; CL = 30 pF; specified by simulation | typ 1.55 ns | 7 |
| Low-to-high propagation delay TPLH | VCCB = 3.3 V, VCCB = VT = Vref_A + 1, Vref_A = VIH, VIL = 0, VM = 0.5Vref_A, RL = 300 Ω; CL = 50 pF; specified by simulation | typ 2.1 ns | 7 |
| High to low propagation delay TPHL | VCCB = 3.3 V, VCCB = VT = Vref_A + 1, Vref_A = VIH, VIL = 0, VM = 0.5Vref_A, RL = 300 Ω; CL = 15 pF; specified by simulation | typ 1 ns | 7 |
| High to low propagation delay TPHL | VCCB = 3.3 V, VCCB = VT = Vref_A + 1, Vref_A = VIH, VIL = 0, VM = 0.5Vref_A, RL = 300 Ω; CL = 30 pF; specified by simulation | typ 1.65 ns | 7 |
| High to low propagation delay TPHL | VCCB = 3.3 V, VCCB = VT = Vref_A + 1, Vref_A = VIH, VIL = 0, VM = 0.5Vref_A, RL = 300 Ω; CL = 50 pF; specified by simulation | typ 2.2 ns | 7 |
| Low-to-high propagation delay TPLH | VCCB = 2.5 V, VCCB = VT = Vref_A + 1, Vref_A = VIH, VIL = 0, VM = 0.5Vref_A, RL = 300 Ω; CL = 15 pF; specified by simulation | typ 0.8 ns | 7 |
| Low-to-high propagation delay TPLH | VCCB = 2.5 V, VCCB = VT = Vref_A + 1, Vref_A = VIH, VIL = 0, VM = 0.5Vref_A, RL = 300 Ω; CL = 30 pF; specified by simulation | typ 1.35 ns | 7 |
| Low-to-high propagation delay TPLH | VCCB = 2.5 V, VCCB = VT = Vref_A + 1, Vref_A = VIH, VIL = 0, VM = 0.5Vref_A, RL = 300 Ω; CL = 50 pF; specified by simulation | typ 1.8 ns | 7 |
| High to low propagation delay TPHL | VCCB = 2.5 V, VCCB = VT = Vref_A + 1, Vref_A = VIH, VIL = 0, VM = 0.5Vref_A, RL = 300 Ω; CL = 15 pF; specified by simulation | typ 0.9 ns | 7 |
| High to low propagation delay TPHL | VCCB = 2.5 V, VCCB = VT = Vref_A + 1, Vref_A = VIH, VIL = 0, VM = 0.5Vref_A, RL = 300 Ω; CL = 30 pF; specified by simulation | typ 1.45 ns | 7 |
| High to low propagation delay TPHL | VCCB = 2.5 V, VCCB = VT = Vref_A + 1, Vref_A = VIH, VIL = 0, VM = 0.5Vref_A, RL = 300 Ω; CL = 50 pF; specified by simulation | typ 1.9 ns | 7 |
| reference voltage (A) Vref_A | Vref_A must be the lowest voltage level across all inputs and outputs | min 0.65 V | 14 |
| reference voltage (B) Vref_B | Minimum = Vref_A + 0.8 V | max 5.5 V | 14 |
| input voltage on EN pin VI(EN) | Minimum = Vref_A + 0.8 V | max 5.5 V | 14 |
| pull-up supply voltage VPU | Maximum = Vref_B | min 0 V | 14 |
| reference voltage (A) Vref_A | Vref_A is required to be the lowest voltage level across all inputs and outputs. | min 0.65 · max 5.5 V | 20 |
| reference voltage (B) Vref_B | Minimum: Vref_A + 0.8 V | max 5.5 V | 20 |
| input voltage on EN pin VI(EN) | Minimum: Vref_A + 0.8 V | max 5.5 V | 20 |
| pull-up supply voltage VPU | Maximum: Vref_B | min 0 V | 20 |
| Pin | Name | Type |
|---|---|---|
| 1 | GND | Power in |
| 2 | RefA | Power in |
| 3 | A1 | Input/output |
| 4 | A2 | Input/output |
| 5 | A3 | Input/output |
| 6 | A4 | Input/output |
| 7 | A5 | Input/output |
| 8 | A6 | Input/output |
| 9 | A7 | Input/output |
| 10 | A8 | Input/output |
| 11 | B8 | Input/output |
| 12 | B7 | Input/output |
| 13 | B6 | Input/output |
| 14 | B5 | Input/output |
| 15 | B4 | Input/output |
| 16 | B3 | Input/output |
| 17 | B2 | Input/output |
| 18 | B1 | Input/output |
| 19 | RefB | Power in |
| 20 | EN | Input |

chipsalliance/rocket-pcb
PCB libraries and templates for rocket-chip based FPGA/ASIC designs

mschwingen/hardware
Hardware designs by Michael Schwingen, michael at schwingen dot org

biomimetics/MRIRobot_PCB
PC boards for MRI robogt control, specifically for STM32 motherboard

coco-chameleon/chameleon-hardware
TRS-80 Color Computer cartridge emulator


dunkelstern/planticam-sensor-block
Planticam Sensor addon-board to allow sensing with 1 Wire and analog sensors and switching external loads


blazer82/gb.fpga
FPGA-based handheld console that plays games from Gameboy cartridges
<iframe src="https://pcbkit.io/embed/parts/ti/LSF0108PW" title="LSF0108PW in PCBKit" width="100%" height="480" style="border:0;border-radius:12px" allow="fullscreen" loading="lazy"></iframe><img src="https://pcbkit.io/embed/parts/ti/LSF0108PW.jpg" alt="LSF0108PW" width="1200" height="900">[](https://pcbkit.io/parts/ti/LSF0108PW)Yes. The symbol is Logic_LevelTranslator:LSF0108PW and the footprint Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm, both drawn on this page. PCBKit places them on a board for you when you design with it.
TSSOP-20, with 20 pins. Its footprint is drawn on this page.
Texas Instruments publishes it: the Datasheet link on this page opens it.
JLCPCB lists it as part C190219, with 24,617 in stock; the sellers' links on this page open their listings.
Parts like it in the library: the TXS0108EPW by Texas Instruments, the TXB0108PW by Texas Instruments, the SN74GTL2003PW by Texas Instruments and the RS0108YQ20 by Jiangsu RUNIC Tech. Check their datasheets: a part that fits the footprint may still differ in its ratings.
9 boards in 8 repositories on GitHub; the most starred are listed on this page, with their KiCad files.