Skip to the content
1234567891011121314151617181920

DRV8300DPW

Texas InstrumentsExtended

-40℃~+125℃ 1.5A 3 5V~20V 750mA、1.5A 800uA Three Phase TSSOP-20 Brushless DC (BLDC) Motor Driver ROHS

Part id
ti/DRV8300DPW
Category
Brushless DC (BLDC) Motor Driver
Package
TSSOP-20
Pins
20
In stock
7,388 at JLCPCB (C3036056)
Used on
6 open-source boards

Overview

The DRV8300DPW is a brushless DC (BLDC) Motor Driver made by Texas Instruments in a TSSOP-20 package with 20 pins. -40℃~+125℃ 1.5A 3 5V~20V 750mA、1.5A 800uA Three Phase TSSOP-20 Brushless DC (BLDC) Motor Driver ROHS.

PCBKit's library has its KiCad symbol (EasyEDA_Cloud:DRV8300DPWRQ1, from EasyEDA) and its footprint (Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm, from KiCad's library), ready for a KiCad board. 7,388 are in stock at JLCPCB (part C3036056). 6 open-source boards in 5 repositories on GitHub use it.

Symbol

BSTA20BSTB17BSTC14GHA19GHB16GHC13GLA11GLB10GLC9GND8INLC6INLB5INLA4INHC3INHB2INHA1SHC12SHB15SHA18GVDD7
EasyEDA_Cloud:DRV8300DPWRQ1From EasyEDA

Footprint

1234567891011121314151617181920
Package_SO:TSSOP-20_4.4x6.5mm_P0.65mmFrom KiCad's library

From the datasheet

12
Supply, least
5 V · GVDD, recommended operating min · p. 6
Supply, most
20 V · GVDD, recommended operating max · p. 6
Supply, absolute maximum
21.5 V · GVDD, absolute max · p. 6
Works from
-40 °C · operating ambient min · p. 6
Works up to
125 °C · operating ambient max · p. 6
Junction, hottest
150 °C · operating junction max · p. 7
Takes working
825 µA · GVDD active mode typical, switching at 20 kHz, no FETs connected · p. 7
Takes asleep
800 µA · GVDD standby mode typical, INHx = INLX = 0 · p. 7
Junction to air (PW (TSSOP))
97.4 K/W · junction-to-ambient thermal resistance · p. 7
Junction to case (PW (TSSOP))
38.3 K/W · junction-to-case top thermal resistance · p. 7
Junction to board (PW (TSSOP))
48.8 K/W · junction-to-board thermal resistance · p. 7
Edge
12 ns · GLx fall time typical, CLOAD = 1000 pF, VGVDD = VBSTx - VSHx > 8V, SHx = 0V · p. 8

What it is and has

13
Gate driver
100-V three-phase half-bridge · p. 1
MOSFET type
N-channel · p. 1
Bootstrap diodes
Integrated · p. 1
Gate drive architecture
Bootstrap · p. 1
Peak source current
750 mA · p. 1
Peak sink current
1.5 A · p. 1
Battery support
Up to 15S · p. 1
Cross conduction prevention
Built in · p. 1
Fixed deadtime
200 nS, TSSOP package variants · p. 1
Logic input compatibility
3.3 V and 5 V · p. 1
Protection
BST undervoltage lockout · p. 1
Protection
GVDD undervoltage · p. 1
Package
TSSOP (20), 6.40 mm × 4.40 mm · p. 1

Around it

1
cap 10-uF
between GVDD and GND; At least 10-uF local capacitance; GVDD-rated X5R or X7R ceramic. · p. 5

Specifications

73
ParameterConditionsAs printedPage
Gate driver regulator pin voltageGVDDmin -0.3 · max 21.5 V6
Bootstrap pin voltageBSTxmin -0.3 · max 125 V6
Bootstrap pin voltageBSTx with respect to SHxmin -0.3 · max 21.5 V6
Logic pin voltageINHx, INLx; maximum VGVDD+0.3 Vmin -0.3 V6
High-side gate drive pin voltageGHxmin -22 · max 125 V6
High-side gate drive pin voltageGHx with respect to SHxmin -0.3 · max 22 V6
Transient 500-ns high-side gate drive pin voltageGHx with respect to SHxmin -5 · max 22 V6
Low-side gate drive pin voltageGLx; maximum VGVDD+0.3 Vmin -0.3 V6
Transient 500-ns low-side gate drive pin voltageGLx; maximum VGVDD+0.3 Vmin -5 V6
High-side source pin voltageSHxmin -22 · max 110 V6
Ambient temperature, TA TAmin -40 · max 125 °C6
Junction temperature, TJ TJmin -40 · max 150 °C6
Storage temperature, Tstg Tstgmin -65 · max 150 °C6
Electrostatic discharge V(ESD)Human body model (HBM), per ANSI/ESDA/JEDEC JS-001(1); rating ±1000 Vmax 1000 V6
Electrostatic discharge V(ESD)Charged device model (CDM), per JEDEC specification JESD22-C101(2); rating ±250 Vmax 250 V6
Power supply voltage VGVDDGVDDmin 5 · max 20 V6
High-side source pin voltage VSHxSHxmin -2 · max 85 V6
Transient 2us high-side source pin voltage VSHxSHxmin -22 · max 85 V6
Bootstrap pin voltage VBSTBSTxmin 5 · max 105 V6
Bootstrap pin voltage VBSTBSTx with respect to SHxmin 5 · max 20 V6
Logic input voltage VININHx, INLx; maximum GVDDmin 0 V6
PWM frequency fPWMINHx, INLxmin 0 · max 200 kHz6
Slew rate on SHx pin (DRV8300D and DRV8300DI) VSHSLDRV8300Dmax 2 V/ns6
Capacitor between BSTx and SHx (DRV8300D and DRV8300DI) CBOOTDRV8300Dmax 1 uF6
Operating ambient temperature TAmin -40 · max 125 °C6
Operating junction temperature TJmin -40 · max 150 °C7
Junction-to-ambient thermal resistance RθJAPW (TSSOP), 20 PINStyp 97.4 °C/W7
Junction-to-case (top) thermal resistance RθJC(top)PW (TSSOP), 20 PINStyp 38.3 °C/W7
Junction-to-board thermal resistance RθJBPW (TSSOP), 20 PINStyp 48.8 °C/W7
Junction-to-top characterization parameter ΨJTPW (TSSOP), 20 PINStyp 4.3 °C/W7
Junction-to-board characterization parameter ΨJBPW (TSSOP), 20 PINStyp 48.4 °C/W7
GVDD standby mode current IGVDDINHx = INLX = 0; VBSTx = VGVDDmin 400 · typ 800 · max 1400 uA7
GVDD active mode current IGVDDINHx = INLX = Switching @20kHz; VBSTx = VGVDD; NO FETs connectedmin 400 · typ 825 · max 1400 uA7
Bootstrap pin leakage current ILBSxVBSTx = VSHx = 85V; VGVDD = 0Vmin 2 · typ 4 · max 7 uA7
Bootstrap pin active mode transient leakage current ILBS_TRANINHx = Switching@20kHzmin 30 · typ 105 · max 220 uA7
Bootstrap pin active mode leakage static current ILBS_DCINHx = Highmin 30 · typ 85 · max 150 uA7
High-side source pin leakage current ILSHxINHx = INLX = 0; VBSTx - VSHx = 12V; VSHx = 0 to 85Vmin 30 · typ 55 · max 80 uA7
Input logic low voltage VILINLx, INHx pinsmax 0.8 V7
Input logic high voltage VIHINLx, INHx pinsmin 2 V7
Input hysteresis VHYSINLx, INHx pinsmin 40 · typ 100 · max 260 mV7
INLx Input logic low current IIL_INLxVPIN (Pin Voltage) = 0 V; INLx in non-inverting modemin -1 · typ 0 · max 1 uA7
INLx Input logic high current IIH_INLxVPIN (Pin Voltage) = 5 V; INLx in non-inverting modemin 5 · typ 20 · max 30 uA7
INHx, MODE Input logic low current IILINHx; VPIN (Pin Voltage) = 0 V;min -1 · typ 0 · max 1 uA7
INHx, MODE Input logic high current IIHINHx; VPIN (Pin Voltage) = 5 V;min 5 · typ 20 · max 30 uA7
INHx Input pulldown resistance RPD_INHxTo GNDmin 120 · typ 200 · max 280 kΩ7
INLx Input pulldown resistance RPD_INLxTo GND, INLx in non-inverting modemin 120 · typ 200 · max 280 kΩ8
High-side gate drive low level voltage VGHx_LOIGLx = -100 mA; VGVDD = 12V; No FETs connectedmin 0 · typ 0.15 · max 0.35 V8
High-side gate drive high level voltage (VBSTx - VGHx) VGHx_HIIGHx = 100 mA; VGVDD = 12V; No FETs connectedmin 0.3 · typ 0.6 · max 1.2 V8
Low-side gate drive low level voltage VGLx_LOIGLx = -100 mA; VGVDD = 12V; No FETs connectedmin 0 · typ 0.15 · max 0.35 V8
Low-side gate drive high level voltage (VGVDD - VGHx) VGLx_HIIGHx = 100 mA; VGVDD = 12V; No FETs connectedmin 0.3 · typ 0.6 · max 1.2 V8
High-side peak source gate current IDRIVEP_HSGHx-SHx = 12Vmin 400 · typ 750 · max 1200 mA8
High-side peak sink gate current IDRIVEN_HSGHx-SHx = 0Vmin 850 · typ 1500 · max 2100 mA8
Low-side peak source gate current IDRIVEP_LSGLx = 12Vmin 400 · typ 750 · max 1200 mA8
Low-side peak sink gate current IDRIVEN_LSGLx = 0Vmin 850 · typ 1500 · max 2100 mA8
Input to output propagation delay tPDINHx, INLx to GHx, GLx; VGVDD = VBSTx - VSHx > 8V; SHx = 0V, No load on GHx and GLxmin 70 · typ 125 · max 180 ns8
Matching propagation delay per phase tPD_matchGHx turning OFF to GLx turning ON, GLx turning OFF to GHx turning ON; VGVDD = VBSTx - VSHx > 8V; SHx = 0V, No load on GHx and GLx; typical ±4 nsmin -30 · typ 4 · max 30 ns8
Matching propagation delay phase to phase tPD_matchGHx/GLx turning ON to GHy/GLy turning ON, GHx/GLx turning OFF to GHy/GLy turning OFF; VGVDD = VBSTx - VSHx > 8V; SHx = 0V, No load on GHx and GLx; typical ±4 nsmin -30 · typ 4 · max 30 ns8
GLx rise time (10% to 90%) tR_GLxCLOAD = 1000 pF; VGVDD = VBSTx - VSHx > 8V; SHx = 0Vmin 10 · typ 24 · max 50 ns8
GHx rise time (10% to 90%) tR_GHxCLOAD = 1000 pF; VGVDD = VBSTx - VSHx > 8V; SHx = 0Vmin 10 · typ 24 · max 50 ns8
GLx fall time (90% to 10%) tF_GLxCLOAD = 1000 pF; VGVDD = VBSTx - VSHx > 8V; SHx = 0Vmin 5 · typ 12 · max 30 ns8
GHx fall time (90% to 10%) tF_GHxCLOAD = 1000 pF; VGVDD = VBSTx - VSHx > 8V; SHx = 0Vmin 5 · typ 12 · max 30 ns8
Minimum input pulse width on INHx, INLx that changes the output on GHx, GLx tPW_MINmin 40 · typ 70 · max 150 ns8
Bootstrap diode forward voltage VBOOTDDRV8300D; IBOOT = 100 uAmin 0.45 · typ 0.7 · max 0.85 V8
Bootstrap diode forward voltage VBOOTDDRV8300D; IBOOT = 100 mAmin 2 · typ 2.3 · max 3.1 V8
Bootstrap dynamic resistance (ΔVBOOTD/ΔIBOOT) RBOOTDDRV8300D; IBOOT = 100 mA and 80 mAmin 11 · typ 15 · max 25 Ω8
Gate Driver Supply undervoltage lockout (GVDDUV) VGVDDUVSupply risingmin 4.45 · typ 4.6 · max 4.7 V8
Gate Driver Supply undervoltage lockout (GVDDUV) VGVDDUVSupply fallingmin 4.2 · typ 4.35 · max 4.4 V8
Gate Driver Supply UV hysteresis VGVDDUV_HYSRising to falling thresholdmin 250 · typ 280 · max 310 mV8
Gate Driver Supply undervoltage deglitch time tGVDDUVmin 5 · typ 10 · max 13 us9
Boot Strap undervoltage lockout (VBSTx - VSHx) VBSTUVSupply risingmin 3.6 · typ 4.2 · max 4.8 V9
Boot Strap undervoltage lockout (VBSTx - VSHx) VBSTUVSupply fallingmin 3.5 · typ 4 · max 4.5 V9
Bootstrap UV hysteresis VBSTUV_HYSRising to falling thresholdtyp 200 mV9
Bootstrap undervoltage deglitch time tBSTUVmin 6 · typ 10 · max 22 us9

Pins, by the datasheet

20
1 INHA
High-side gate driver control input; controls the high-side gate driver output. · p. 5
2 INHB
High-side gate driver control input; controls the high-side gate driver output. · p. 5
3 INHC
High-side gate driver control input; controls the high-side gate driver output. · p. 5
4 INLA
Low-side gate driver control input; controls the low-side gate driver output. · p. 5
5 INLB
Low-side gate driver control input; controls the low-side gate driver output. · p. 5
6 INLC
Low-side gate driver control input; controls the low-side gate driver output. · p. 5
7 GVDD
Gate driver supply input; connect at least 10-uF local GVDD-rated X5R or X7R ceramic capacitance to GND. · p. 5
8 GND
Device ground. · p. 5
9 GLC
Low-side gate driver output; connect to the low-side power MOSFET gate. · p. 5
10 GLB
Low-side gate driver output; connect to the low-side power MOSFET gate. · p. 5
11 GLA
Low-side gate driver output; connect to the low-side power MOSFET gate. · p. 5
12 SHC
High-side source sense input; connect to the high-side power MOSFET source. · p. 5
13 GHC
High-side gate driver output; connect to the high-side power MOSFET gate. · p. 5
14 BSTC
Bootstrap output; connect a capacitor between BSTC and SHC. · p. 5
15 SHB
High-side source sense input; connect to the high-side power MOSFET source. · p. 5
16 GHB
High-side gate driver output; connect to the high-side power MOSFET gate. · p. 5
17 BSTB
Bootstrap output; connect a capacitor between BSTB and SHB. · p. 5
18 SHA
High-side source sense input; connect to the high-side power MOSFET source. · p. 5
19 GHA
High-side gate driver output; connect to the high-side power MOSFET gate. · p. 5
20 BSTA
Bootstrap output; connect a capacitor between BSTA and SHA. · p. 5

Ordering codes, by the datasheet

1
DRV8300DPW
TSSOP (20) · DRV8300D with integrated bootstrap diodes; 6.40 mm × 4.40 mm body. · p. 1

Open-source boards using it

6
  • 6 layers36 × 47.4 mmFpv findland esc, the printed circuit board in 3D

    Fpv findland esc

    juhtipuhti/fpv_findland_esc

    166 parts5GPL-3.0
  • 2 layers135 × 80 mmSpin Coater, the printed circuit board in 3D

    Spin Coater

    hacker-fab/uw-spincoater

    UW Spincoater implementation, started Fall 2025

    100 parts2
  • 4 layers86.4 × 61.9 mmInverter, the printed circuit board in 3D

    Inverter

    Kirg5/2040Inverter

    RP2040 Based BLDC Inverter for sensored motors, capable of putting out 50a 100v

    106 parts1
  • 2 layers150 × 110 mmBLDC Proto, the printed circuit board in 3D

    BLDC Proto

    hacker-fab/uw-spincoater

    UW Spincoater implementation, started Fall 2025

    61 parts2
  • 2 layers67 × 33 mmSynchroDriverDS, the printed circuit board in 3D

    SynchroDriverDS

    schlae/SynchroDriver

    Various boards for driving synchros and other 400Hz devices

    50 parts1
  • 4 layers50 × 45 mmBldc, the printed circuit board in 3D

    Bldc

    SJSURoboticsTeam/urc-electrical-2026

    The 2024 - 2026 rover electrical monorepo

    111 parts1

Parts like it

7

Questions

Is there a KiCad symbol and footprint for the DRV8300DPW?

Yes. The symbol is EasyEDA_Cloud:DRV8300DPWRQ1 and the footprint Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm, both drawn on this page. PCBKit places them on a board for you when you design with it.

What package is the DRV8300DPW?

TSSOP-20, with 20 pins. Its footprint is drawn on this page.

Where is the DRV8300DPW datasheet?

Texas Instruments publishes it: the Datasheet link on this page opens it.

Where can I order the DRV8300DPW?

JLCPCB lists it as part C3036056, with 7,388 in stock; the sellers' links on this page open their listings.

What can replace the DRV8300DPW?

Parts like it in the library: the DRV8300NIPW by Texas Instruments, the TMP814PW by Texas Instruments, the LS7262C-TS by LSI/CSI and the DRV8300DPWRQ1 by Texas Instruments. Check their datasheets: a part that fits the footprint may still differ in its ratings.

Which open-source boards use the DRV8300DPW?

6 boards in 5 repositories on GitHub; the most starred are listed on this page, with their KiCad files.