

CPU PiggyBack
STM32-based PLC system
- Size
- 100 × 77 mm
- Copper layers
- 4
- Thickness
- 1.61 mm
- Parts
- 152
- Nets
- 114
- Pads
- 392
- Tracks, vias
- 600, 133
- Pours
- 24
- Routed
- Yes
- KiCad
- KiCad 6 (file 20211014)
- Created
- 4 Jul 2021
- Updated
- 2 Jun 2026
Overview
CPU PiggyBack is an open-source printed circuit board by Synthron, from the Synthron/SynPLC repository on GitHub. It is a 4-layer board of 100 × 77 mm with 152 parts on 114 nets, routed with 600 tracks and 133 vias.
It is built around the PCF8574T, TLP291-4 and P6SMB36CA, with the BC856, BCX53 and TBL009-500-02GY-2GY among its other parts. Its parts include 60 resistors, 33 diodes, 16 transistors, 13 capacitors and 6 connectors.
Main components
8PCF8574T
SOP-16-300mil-40℃~+85℃ 100kHz 10uA 2.5V~6V 25mA 300uA 8 8 Cascading and address extension、Built-in LED driver I2C Interrupt Output Open-drain SOP-16-300mil I/O Expanders ROHSHGSEMII/O ExpandersTLP291-4
SOIC16Quad Channel Optocoupler, Phototransistor OutputToshibaUncategorisedP6SMB36CA
DO-214AA(SMB)-55℃~+150℃ 12A@10/1000us 30.8V 37.8V 49.9V 5uA 600W@10/1000us Bidirectional IEC 61000-4-2 TVS DO-214AA(SMB) ESD and Surge Protection (TVS/ESD) ROHShongjiachengESD And Surge Protection (TVS/ESD)BC856
SOT-23-65℃~+150℃ 1 PNP 100MHz 100mA 125 15nA 250mW 300mV 5V 65V PNP SOT-23 Bipolar (BJT) ROHSNexperiaBipolar (BJT)BCX53
SOT-89-55℃~+150℃ 1 PNP 100nA 1A 500mV 500mW 50MHz 5V 63 80V PNP SOT-89 Bipolar (BJT) ROHSTWGMCBipolar (BJT)TBL009-500-02GY-2GY
插件,P=5mm1 10A 2 2P 300V 5mm Gray Through Hole Plugin,P=5mm Spring Clamp System Terminal Block ROHSCUISpring Clamp System Terminal Block1812L035/60MR
1812-40℃~+85℃ 1.7Ω 1.8mm 10A 150ms 1W 3.41mm 350mA 4.73mm 400mΩ 60V 700mA 1812 Resettable Fuses ROHSLittelfuseResettable FusesLL4148
LL-341 Independent 1V@10mA 200mA 4A 4ns 500mW 5uA@75V 75V LL-34 Switching Diodes ROHSMDDSwitching Diodes
README
README.mdSynPLC
Open Source modular PLC with Microcontrollers
WORK IN PROGRESS
To-Dos
Repo
- Rewrite documentation in english
- add reviewed PCBs
- fill out tech specs of modules once programmed
- Cleanup Repo
- better folder structure
- delete obsolete files
Hardware
- Order new PCBs with STM32s
- Assemble new PCBs
- Test new hardware
- DO
- DI
- AO
- AI
- XT
- New Modules
- CPU V2
- Layout
- Review
- Ordered
- Relais Module
- PWM Module
- CPU V2
Software
- Write Software for new PCBs
- CPU
- DO
- DI
- AO
- AI
- XT
- Porting of SR485 protocol to new hardware
- Make it use Interrupts
- Make it more efficient (processing)
- implement failsafes when no answer
- Define and program CAN protocol
- Write generalized Code for CPU
-
define structured Text(postponed) -
import structured text and parse into running code(postponed)
Possible Fixes
-
MAX485 with 5V supply voltage on all IO modules ?- changed to 3V3 on the CPU
- DIs and DO (alt. switches) re-soldering (dead channels)
- better connector for CPU
- parametrize RS485 lib a bit more (tbd)
issues
- weird additional bytes sent by slave after ACK and CS???
- resolved
Parts
152| Qty | Value | Footprint | References |
|---|---|---|---|
| 24 | 10k | Resistor_SMD:R_0805_2012Metric | R1, R2, R3, R4, R21, R22, R23, R24, R27, R31, R35, R39, R41, R42, R43, R44 +8 |
| 12 | 1k | Resistor_SMD:R_0805_2012Metric | R26, R30, R34, R38, R45, R46, R47, R48, R53, R54, R55, R56 |
| 9 | P6SMB36CA | Diode_SMD:D_SMA | D1, D2, D3, D4, D5, D8, D12, D16, D20 |
| 8 | 100k | Resistor_SMD:R_0805_2012Metric | R7, R8, R11, R12, R15, R16, R19, R20 |
| 8 | 2k2 | Resistor_SMD:R_0805_2012Metric | R5, R9, R14, R18, R25, R29, R33, R37 |
| 8 | 6v8 | Diode_SMD:D_MiniMELF | D6, D10, D14, D18, D30, D31, D32, D33 |
| 8 | BC856 | Package_TO_SOT_SMD:SOT-23 | Q9, Q10, Q11, Q12, Q13, Q14, Q15, Q16 |
| 8 | BCX53 | Package_TO_SOT_SMD:SOT-89-3 | Q1, Q2, Q3, Q4, Q5, Q6, Q7, Q8 |
| 8 | LED | LED_THT:LED_D3.0mm | D22, D23, D24, D25, D26, D27, D28, D29 |
| 8 | SMB-001 | eigene:SMB-001 | FB3, FB4, FB5, FB6, FB7, FB8, FB9, FB10 |
| 5 | TBL009-500-02GY-2GY | eigene:TBL00950002GY2GY | J2, J3, J4, J5, J6 |
| 4 | 12k | Resistor_SMD:R_0805_2012Metric | R6, R10, R13, R17 |
| 4 | 1812L035/60MR | Resistor_SMD:R_1812_4532Metric | F1, F2, F3, F4 |
| 4 | 1n | Capacitor_SMD:C_0805_2012Metric | C2, C4, C6, C8 |
| 4 | 470n | Capacitor_SMD:C_0805_2012Metric | C3, C5, C7, C9 |
| 4 | 47k | Resistor_SMD:R_0805_2012Metric | R28, R32, R36, R40 |
| 4 | 5v6 | Diode_SMD:D_MiniMELF | D9, D13, D17, D21 |
| 4 | LL4148 | Diode_SMD:D_MiniMELF | D7, D11, D15, D19 |
| 3 | 100n | Capacitor_SMD:C_0805_2012Metric | C10, C11, C12 |
| 3 | TLP291-4 | Package_SO:SOIC-16_4.55x10.3mm_P1.27mm | U3, U4, U5 |
| 2 | PCF8574 | Package_SO:SOIC-16W_7.5x10.3mm_P1.27mm | U1, U2 |
| 2 | SMB-002 | eigene:SMB-002 | FB1, FB2 |
| 1 | eigene:ladder_4 | ||
| 1 | 100µF | Capacitor_SMD:CP_Elec_5x5.8 | C1 |
| 1 | 10µ | Capacitor_SMD:CP_Elec_5x5.8 | C13 |
| 1 | I2C | Connector_PinSocket_2.54mm:PinSocket_1x04_P2.54mm_Vertical | J1 |
| 1 | LOGO | TheBrutzlers_Lib:approved_theBrutzler | G*** |
| 1 | LOGO | eigene:logo | G*** |
The 150 most common of 152 parts.
Questions
How big is the CPU PiggyBack PCB?
It measures 100 × 77 mm and has 4 copper layers, 1.61 mm thick.
What parts does the CPU PiggyBack use?
152 parts, built around the PCF8574T, TLP291-4, P6SMB36CA and BC856. The full list of its parts is on this page, with links to each part's symbol and footprint where PCBKit's library has them.
Where can I download the CPU PiggyBack KiCad files?
From the Synthron/SynPLC repository on GitHub, at the commit this page was made from: the board is hardware/pcbs/CPU_V2/CPU_PiggyBack/CPU_PiggyBack.kicad_pcb and its schematic hardware/pcbs/CPU_V2/CPU_PiggyBack/CPU_PiggyBack.kicad_sch. PCBKit opens the board in the browser, with nothing to install.
Can I use the CPU PiggyBack design in my own project?
Its repository states no licence, so its author keeps all rights: ask Synthron before reusing the design.
More from Synthron/SynPLC
6- 4 layers100 × 77 mm

- 4 layers100 × 77 mm

- 4 layers100 × 77 mm

- 4 layers100 × 77 mm

- 4 layers100 × 77 mm

- 4 layers100 × 77 mm

Similar boards
- 2 layers66 × 37.6 mm

Controller
marenz2569/led-controller-ethernet
led-controller-ethernet is the hardware to the avr-ethernet-licht firmware https://github.com/marenz2569/avr-ethernet-licht
35 partsLGPL-2.1 - 4 layers156 × 100 mm

Crow audio carrier v1
misko/prompt2device
The separate vNext PCB skill and orchestrator package is available alongside the reference workflow below; existing projects keep their accepted toolchain until an explicit migration.
340 parts3MIT - 2 layers160 × 100 mm

- 2 layers

- 2 layers14 × 21 mm

- 2 layers98.4 × 44.5 mm

REM-5.0
mekanii/ESU
Below is the output scope from the sense circuit, where the pad resistance values are 5Ω, 200Ω, 1kΩ, and High Impedance.
37 parts - 4 layers45.7 × 98 mm

20-000-Schema Elettrico
gitlunard/HW
Il progetto è descritto nella cartella hw-doc. Essendo il progetto giovane, qualcosa potrebbe mancare!!! Aiutaci a completarlo!!!
105 parts - 2 layers140 × 178.7 mm
