
Indira Setu
sidd-kishan/IndiraSetu
A Bridge Driver between pi pico and ft232h in sync fifo mode at 60 mhz

A Bridge Driver between pi pico and ft232h in sync fifo mode at 60 mhz
Ft232h sync fifo is an open-source printed circuit board by sidd-kishan, from the sidd-kishan/IndiraSetu repository on GitHub, published under the Apache-2.0 licence. It is a 4-layer board of 90 × 60 mm with 11 parts on 25 nets, routed with 110 tracks and 2 vias.
It is built around the CR0603-FX-10R0ELF, KH-2.54FH-1X16P-H8.5 and KH-2.54FH-1X20P-H8.5, with the 0603B104J500CT, 0603X106K100NT and PM254-1-08-Z-8.5 among its other parts. Its parts include 2 capacitors, 2 resistors and 2 diodes.
Sending data which is emiting from pc through ft232h into pi pico with the help of PIO state machine
(PC + FT232H) -> Pi Pico
https://ftdichip.com/wp-content/uploads/2023/09/DS_FT232H.pdf page9
https://ftdichip.com/wp-content/uploads/2020/08/TN_167_FIFO_Basics.pdf page15
IndraSetu is an open-source hardware bridge PCB that connects a PC to a Raspberry Pi Pico (RP2040) using an FTDI FT232H in 60 MHz FT245 Synchronous FIFO mode, while driving an ILI9341 2.8" SPI TFT LCD.
Data emitted from the PC over USB is received by the FT232H, read by the Pi Pico's programmable I/O (PIO) state machine at high bandwidth, and rendered directly onto the ILI9341 display.
To ensure high signal integrity at 60 MHz, this board uses a 4-layer PCB stackup:
| Layer | Type | Function |
|---|---|---|
| Layer 1 (F.Cu) | Signal / Routing | High-speed FT245 bus traces, SPI lines, discrete passives |
| Layer 2 (In1.Cu) | Internal Plane | Continuous Solid GND Reference Plane |
| Layer 3 (In2.Cu) | Internal Plane | Continuous Solid GND Reference Plane |
| Layer 4 (B.Cu) | Signal / Power | Bottom routing and Pi Pico bottom-mount sockets |
In addition to the socket headers for the three main modules (Pi Pico, FT232H, and ILI9341), the board features discrete helper components for power distribution, reverse-current protection, and power rail stabilization:
The ILI9341 display backlight draws noticeable current. To balance the load so neither the Pico nor the FT232H supply is overloaded, the board splits current between both 3.3V supplies:
R1 & R2 — 10 Ω Current-Balancing Resistors (0603 SMD):
CR0603-FX-10R0ELF (100 mW, 1% tolerance).D1 & D2 — Schottky Barrier Diodes (SOD-123 SMD):
1N5819HWQ-7-F (1A, 40V, low forward voltage).When the display switches pixels or refreshes lines, sudden current surges can cause supply noise:
C1 — 10 µF Bulk Ceramic Capacitor (0603 SMD):
0603X106K100NT (10V, X5R dielectric).C2 — 100 nF High-Frequency Decoupling Capacitor (0603 SMD):
0603B104J500CT (50V, X7R dielectric).All FT245 synchronous bus signals operate at 3.3V LVCMOS logic levels and run directly between the two chips:
| Pi Pico Pin | FT232H Pin | Signal Name | Description |
|---|---|---|---|
| GPIO2 | CLKOUT | GPIO2_CLKOUT | 60 MHz master clock generated by FT232H |
| GPIO3 | RXF# | GPIO3_RXF | Active-low: FIFO has data ready to read |
| GPIO4 | TXE# | GPIO4_TXE | Active-low: FIFO is ready to accept write data |
| GPIO5 | OE# | GPIO5_OE | Active-low: Pico enables FT232H data bus drivers |
| GPIO6 | RD# | GPIO6_RD | Active-low: FIFO Read strobe (synchronous read) |
| GPIO7 | WR# | GPIO7_WR | Active-low: FIFO Write strobe |
| GPIO8 | D0 | GPIO8_BIT0 | Data Bus Bit 0 |
| GPIO9 | D1 | GPIO9_BIT1 | Data Bus Bit 1 |
| GPIO10 | D2 | GPIO10_BIT2 | Data Bus Bit 2 |
| GPIO11 | D3 | GPIO11_BIT3 | Data Bus Bit 3 |
| GPIO12 | D4 | GPIO12_BIT4 | Data Bus Bit 4 |
| GPIO13 | D5 | GPIO13_BIT5 | Data Bus Bit 5 |
| GPIO14 | D6 | GPIO14_BIT6 | Data Bus Bit 6 |
| GPIO15 | D7 | GPIO15_BIT7 | Data Bus Bit 7 |
| Pi Pico Pin | ILI9341 Pin | Signal Name | Description |
|---|---|---|---|
GPIO16 (pin 21) | SCK / CLK | SPI_SCK | SPI Clock |
GPIO17 (pin 22) | MOSI / SDI | SPI_MOSI | SPI Master-Out Slave-In |
GPIO19 (pin 24) | DC | LCD_DC | Data / Command select line |
GPIO20 (pin 25) | RESET | LCD_RST | Display hardware reset |
GPIO21 (pin 26) | CS | LCD_CS | SPI Chip Select |
| Balanced Supply | LED | LCD_LED | Screen backlight via D1/D2 & R1/R2 |
J_FT_L, J_FT_R), ILI9341 socket (J_LCD), SMD diodes (D1, D2), SMD resistors (R1, R2), and SMD capacitors (C1, C2).J_PICO_L, J_PICO_R).Refrences:- AN130 AN135 AN165 AN167 AN124
| Qty | Value | Footprint | References |
|---|---|---|---|
| 2 | 1N5819HWQ-7-F | D_SOD-123 | D1, D2 |
| 2 | CR0603-FX-10R0ELF | R_0603_1608Metric | R1, R2 |
| 2 | KH-2.54FH-1X16P-H8.5 | PinSocket_1x16_P2.54mm_Vertical | J_FT_L, J_FT_R |
| 2 | KH-2.54FH-1X20P-H8.5 | PinSocket_1x20_P2.54mm_Vertical | J_PICO_L, J_PICO_R |
| 1 | 0603B104J500CT | C_0603_1608Metric | C2 |
| 1 | 0603X106K100NT | C_0603_1608Metric | C1 |
| 1 | PM254-1-08-Z-8.5 | PinSocket_1x08_P2.54mm_Vertical | J_LCD |

sidd-kishan/IndiraSetu
A Bridge Driver between pi pico and ft232h in sync fifo mode at 60 mhz

CIRCUITSTATE/PBSEQ-D2
A simple push-button controlled power sequencer circuit demo board.


antmicro/ecp5-dc-scm
Experimental Lattice ECP5-driven Data Center Security Communication Module


V2gkr/industrial_hat_rpi4
hat to communicate via rs232, rs485, can fd with galvanic isolation


clydeshaffer/gametank
design files for the gametank hardware implementation

Unified-Daughterboard/UDB-S
Narrow variant unified daughterboards for custom keyboard designers and users
It measures 90 × 60 mm and has 4 copper layers, 1.6 mm thick.
11 parts, built around the CR0603-FX-10R0ELF, KH-2.54FH-1X16P-H8.5, KH-2.54FH-1X20P-H8.5 and 0603B104J500CT. The full list of its parts is on this page, with links to each part's symbol and footprint where PCBKit's library has them.
From the sidd-kishan/IndiraSetu repository on GitHub, at the commit this page was made from: the board is ft232h_sync_fifo.kicad_pcb and its schematic Indira_Setu_pcb/Indira_Setu/Indira_Setu.kicad_sch. PCBKit opens the board in the browser, with nothing to install.
Its repository publishes it under the Apache-2.0 licence: you may reuse it on that licence's terms (keep the author's notice, and for a copyleft licence share your changes alike).