

Overview
The CH343P is a USB Converter made by WCH (Nanjing Qinheng Microelectronics) in a TQFN-16-EP(3x3) package with 17 pins. -40℃~+85℃ 3.3V、5V 3mA 6Mbps 90uA USB 2.0 USB to UART TQFN-16-EP(3x3) USB Converters ROHS.
PCBKit's library has its KiCad symbol (Interface_USB:CH343P, from KiCad's library) and its footprint (Package_DFN_QFN:WCH_QFN-16-1EP_3x3mm_P0.5mm_EP1.8x1.8mm, from KiCad's library), ready for a KiCad board. 9,138 are in stock at JLCPCB (part C2846043). 55 open-source boards in 49 repositories on GitHub use it.
Symbol
Footprint
From the datasheet
12- Supply, least
- 4 V · VDD5, min with V3 decoupled and disconnected from VDD5 · p. 5
- Supply, most
- 5.5 V · VDD5, max with V3 decoupled and disconnected from VDD5 · p. 5
- Supply, least
- 3 V · VDD5, min with V3 connected to VDD5 · p. 5
- Supply, most
- 3.6 V · VDD5, max with V3 connected to VDD5 · p. 5
- Supply, least
- 1.7 V · VIO, min operating supply · p. 5
- Supply, absolute maximum
- 6 V · VDD5, absolute max · p. 5
- Works from
- -40 °C · min operating ambient temperature · p. 5
- Works up to
- 85 °C · max operating ambient temperature · p. 5
- Takes working
- 3 mA · sum of typical VDD5 or V3 current and typical VIO current, dependent on I/O load · p. 5
- Takes asleep
- 92 µA · sum of typical USB suspend VDD5 current at 5 V and VIO current without I/O load or pull-up · p. 5
- Takes asleep
- 87 µA · sum of typical USB suspend VDD5=V3 current at 3.3 V and VIO current without I/O load or pull-up · p. 5
- Data rate, most
- 6 Mbit/s · max UART baud rate · p. 1
What it is and has
12- USB
- Full-speed device interface, USB V2.0 compatible · p. 1
- UART
- Full duplex, independent transmit and receive buffers, 50 bps–6 Mbps · p. 1
- UART framing
- 5, 6, 7 or 8 data bits; odd, even, space, mark or no parity · p. 1
- MODEM signals
- RTS, DTR, DCD, RI, DSR, CTS · p. 1
- Hardware flow control
- CTS and RTS · p. 1
- RS485 support
- Half duplex with TNOW transmission indication · p. 1
- I/O supply
- Independent 5 V, 3.3 V, 2.5 V or 1.8 V supply; reverse-current prevention · p. 1
- Clock and reset
- Internal clock and power-on reset; no external crystal required · p. 1
- EEPROM
- Configurable VID, PID, maximum current, manufacturer and product strings · p. 1
- Unique ID
- USB Serial Number · p. 1
- Package
- QFN16_3X3, 3*3mm, 0.5mm pitch · p. 2
- USB drivers
- Operating-system CDC driver or vendor VCP driver · p. 1
Around it
5- cap 0.1uF
- between V3 and GND; Internal 3.3 V node decoupling; place close to the connected pin. · p. 6
- cap not specified
- between VDD5 and GND; External supply decoupling required; place close to the supply pin. · p. 2
- cap not specified
- between VIO and GND; External supply decoupling required; place close to the supply pin. · p. 2
- res 4.7KΩ(3~8KΩ)
- between DTR and GND; Optional pull-down sampled at power-up or reset to enable half-duplex mode and change DTR to TNOW. · p. 4
- other 5.5V
- between VBUS and GND; Recommended overvoltage protection; alternatively increase C8 to 10uF. · p. 6
Specifications
39| Parameter | Conditions | As printed | Page |
|---|---|---|---|
| 工作时的环境温度 TA | min -40 · max 85 ℃ | 5 | |
| 储存时的环境温度 TS | min -55 · max 125 ℃ | 5 | |
| USB 端电源电压 VDD5 | VDD5 引脚供电,GND 引脚接地 | min -0.5 · max 6 V | 5 |
| 串口 I/O 电源电压 VIO | VIO 引脚供电,GND 引脚接地 | min -0.5 · max 6 V | 5 |
| VBUS 引脚上的电压 VVBUS | min -0.5 · max 6.5 V | 5 | |
| USB 信号引脚上的电压 VUSB | 最大值 V3+0.5 V | min -0.5 V | 5 |
| 串口及其它引脚上的电压 VUART | 最大值 VIO+0.5 V | min -0.5 V | 5 |
| USB 端电源电压 VDD5 | TA=25℃,VIO=1.8V~5V;V3 引脚不连 VDD5,V3 接电容 | min 4 · typ 5 · max 5.5 V | 5 |
| USB 端电源电压 VDD5 | TA=25℃,VIO=1.8V~5V;V3 引脚连接 VDD5,VDD5=V3 | min 3 · typ 3.3 · max 3.6 V | 5 |
| 串口及其它 I/O 的 VIO 电源电压 VIO | TA=25℃,VDD5=5V 或 VDD5=V3=3.3V | min 1.7 · typ 5 · max 5.5 V | 5 |
| 工作时 VDD5 或 V3 电源电流 IVDD | TA=25℃,VDD5=5V 或 VDD5=V3=3.3V,VIO=1.8V~5V,不含 USB 引脚 | typ 3 · max 15 mA | 5 |
| 工作时的 VIO 电源电流 IVIO | TA=25℃,VDD5=5V 或 VDD5=V3=3.3V,VIO=1.8V~5V,不含 USB 引脚;取决于 I/O 负载;最大值印为(10) | typ 0 · max 10 mA | 5 |
| USB 挂起时的电源电流 ISLP | TA=25℃;VDD5 供电端=5V | typ 0.09 · max 0.16 mA | 5 |
| USB 挂起时的电源电流 ISLP | TA=25℃;VDD5=V3 供电端=3.3V | typ 0.085 · max 0.15 mA | 5 |
| USB 挂起时的电源电流 ISLP | TA=25℃;VIO 供电端,无 I/O 负载/上拉 | typ 0.002 · max 0.05 mA | 5 |
| 内部电源调节器对外负载能力 ILDO | TA=25℃,VDD5=5V 或 VDD5=V3=3.3V,VIO=1.8V~5V,不含 USB 引脚 | max 10 mA | 5 |
| 低电平输入电压 VIL | TA=25℃;VIO=5V | min 0 · max 1.5 V | 5 |
| 低电平输入电压 VIL | TA=25℃;VIO=3.3V | min 0 · max 0.9 V | 5 |
| 低电平输入电压 VIL | TA=25℃;VIO=1.8V | min 0 · max 0.5 V | 5 |
| 高电平输入电压 VIH | TA=25℃;VIO=5V;最大值 VIO | min 2.5 V | 5 |
| 高电平输入电压 VIH | TA=25℃;VIO=3.3V;最大值 VIO | min 1.9 V | 5 |
| 高电平输入电压 VIH | TA=25℃;VIO=1.8V;最大值 VIO | min 1.3 V | 5 |
| VBUS 引脚高电平电压 VIHVBS | TA=25℃;VIO=1.8V~5V | min 1.7 · max 5.8 V | 5 |
| 低电平输出电压 VOL | TA=25℃;VIO=5V,吸入 15mA 电流 | typ 0.4 · max 0.5 V | 5 |
| 低电平输出电压 VOL | TA=25℃;VIO=3.3V,吸入 8mA 电流 | typ 0.3 · max 0.4 V | 5 |
| 低电平输出电压 VOL | TA=25℃;VIO=1.8V,吸入 3mA 电流 | typ 0.3 · max 0.4 V | 5 |
| 串口和 RST 引脚的上拉电流(上拉到 VIO 电压) IPUP | TA=25℃;VIO=5V | min 35 · typ 150 · max 220 uA | 6 |
| 串口和 RST 引脚的上拉电流(上拉到 VIO 电压) IPUP | TA=25℃;VIO=3.3V | min 15 · typ 60 · max 90 uA | 6 |
| 串口和 RST 引脚的上拉电流(上拉到 VIO 电压) IPUP | TA=25℃;VIO=1.8V | min 3 · typ 14 · max 21 uA | 6 |
| VBUS 引脚的下拉电流 IPDN | TA=25℃;VBUS>1.6V | min 6 · typ 10 · max 16 uA | 6 |
| VBUS 引脚的下拉电流 IPDN | TA=25℃;VBUS<1.3V | min 50 · typ 140 · max 200 uA | 6 |
| V3 电源上电复位/低压复位的电压门限 VRV3 | TA=25℃,VDD5=5V 或 VDD5=V3=3.3V,VIO=1.8V~5V | min 2.5 · typ 2.7 · max 2.9 V | 6 |
| VIO 电源低压复位的电压门限 VRVIO | TA=25℃,VDD5=5V 或 VDD5=V3=3.3V,VIO=1.8V~5V | min 0.8 · typ 1 · max 1.15 V | 6 |
| USB 或 I/O 引脚上的 HBM ESD 耐压 VESD | TA=25℃ | min 5 · typ 6 KV | 6 |
| 内部时钟的误差(同比影响波特率) FD | VDD5=5V 或 VDD5=V3=3.3V,VIO=1.8V~5V;TA=-15℃~60℃;典型值 ±0.5% | min -1 · max 1 % | 6 |
| 内部时钟的误差(同比影响波特率) FD | VDD5=5V 或 VDD5=V3=3.3V,VIO=1.8V~5V;TA=-40℃~85℃;典型值 ±0.8% | min -1.6 · max 1.6 % | 6 |
| 电源上电或外部复位输入后的复位延时 TRSTD | TA=25℃,VDD5=5V 或 VDD5=V3=3.3V,VIO=1.8V~5V | min 9 · typ 15 · max 25 mS | 6 |
| 检测 USB 自动挂起时间 TSUSP | TA=25℃,VDD5=5V 或 VDD5=V3=3.3V,VIO=1.8V~5V | min 3 · typ 5 · max 9 mS | 6 |
| 芯片睡眠后唤醒完成时间 TWAKE | TA=25℃,VDD5=5V 或 VDD5=V3=3.3V,VIO=1.8V~5V | min 1.2 · typ 1.5 · max 5 uS | 6 |
Pins, by the datasheet
16- 0 GND
- Exposed pad; optional but recommended ground connection. · p. 2
- 1 VIO
- I/O port supply input; requires external decoupling capacitor. · p. 2
- 2 GND
- Common ground; connect to USB bus ground. · p. 2
- 3 VDD5
- Positive supply input of internal regulator; requires external decoupling capacitor. · p. 2
- 4 TXD
- UART serial data output; high when idle. · p. 2
- 5 RXD
- UART serial data input with internal pull-up. · p. 2
- 6 V3
- Internal regulator output and core/USB supply input; connect to VDD5 below 3.6 V, or decouple above 3.6 V. · p. 2
- 7 UD+
- Connect directly to USB D+ without an additional series resistor. · p. 2
- 8 UD-
- Connect directly to USB D- without an additional series resistor. · p. 2
- 9 VBUS
- USB VBUS presence detection input with internal pull-down. · p. 2
- 10 ACT#
- USB configuration complete indication; active low and inactive during suspend. · p. 2
- 11 DCD
- MODEM carrier detect input, active low. · p. 2
- 13 RTS
- MODEM request to send output, active low. · p. 2
- 14 DSR
- MODEM data set ready input, active low. · p. 2
- 15 CTS
- MODEM clear to send input, active low. · p. 2
- 16 RI
- MODEM ring indicator input, active low. · p. 2
Ordering codes, by the datasheet
1- CH343P
- QFN16_3X3 · 3*3mm, 0.5mm pitch; internal configurable EEPROM · p. 2
Parameters
10- Applications Function
- USB to UART
- Current - Supply
- 3mA
- Data Rate
- 6Mbps
- Features
- Programmable baud rate;Wake-up function;Built-in clock generator;Hardware flow control support;Low-power mode;Power-on reset
- Operating Temperature
- -40℃~+85℃
- Quiescent Supply Current
- 90uA
- Standby Current
- 92uA
- USB Protocol
- USB 2.0
- Voltage - Supply
- 1.7V~5.5V
- Voltage - Supply(Absolute Max)
- 6V
Order codes
1- CH343PLCSC C2846043
Pinout
17| Pin | Name | Type |
|---|---|---|
| 1 | VIO | Power in |
| 2 | GND | Power in |
| 3 | VDD5 | Power in |
| 4 | TXD | Output |
| 5 | RXD | Input |
| 6 | V3_{OUT} | Power out |
| 7 | UD+ | Input/output |
| 8 | UD- | Input/output |
| 9 | VBUS | Input |
| 10 | ACT | Output |
| 11 | DCD | Input |
| 12 | DTR | Output |
| 13 | RTS | Output |
| 14 | DSR | Input |
| 15 | CTS | Input |
| 16 | RI | Input |
| 17 | GND_EPAD | Power in |
Open-source boards using it
All 55- 2 layers34 × 46 mm

- 2 layers312.5 × 122.3 mm

- 2 layers148.6 × 192.2 mm

Badge
NuttyShell/NuttyBadge
NuttyBadge: A NuttyShell crafted multi-tool. Opensourced Hardawre and Software
169 parts31GPL-3.0 - 4 layers39 × 40.5 mm

WirelessJLink V3S
hkustenterprize/RM2025-Wireless-JLink
Wireless JLink-OB based on Allwinner V3S
147 parts30GPL-3.0 - 6 layers100 × 120 mm

Astra piNas
jlcjak/astra_piNas
Six-layer CM5 Lite dual-NVMe carrier with PCIe switch, Ethernet, microSD, USB-C PD and PoE. Review design; fabrication hold documented.
176 parts30 - 2 layers87.4 × 20.3 mm

UINIO MCU ESP32S3
uinika/UINIO-MCU-ESP32S3
the Evaluation Board base on ESP32-S3 with Xtensa® Dual-Core 32-bit LX7.
48 parts13 - 4 layers65 × 30 mm

Elec gripette hub and dyn
pollen-robotics/elec_grabette
Set of electronic boards for Grabette/Gripette
122 parts11Apache-2.0 - 2 layers33.7 × 20.3 mm

UINIO USB UART CH343
uinika/UINIO-USB-UART-CH343
the USB-to-UART tool base on CP2102 & CH343P.
25 parts11
Show this part on your page
<iframe src="https://pcbkit.io/embed/parts/wch/CH343P" title="CH343P in PCBKit" width="100%" height="480" style="border:0;border-radius:12px" allow="fullscreen" loading="lazy"></iframe><img src="https://pcbkit.io/embed/parts/wch/CH343P.jpg" alt="CH343P" width="1200" height="900">[](https://pcbkit.io/parts/wch/CH343P)Questions
Is there a KiCad symbol and footprint for the CH343P?
Yes. The symbol is Interface_USB:CH343P and the footprint Package_DFN_QFN:WCH_QFN-16-1EP_3x3mm_P0.5mm_EP1.8x1.8mm, both drawn on this page. PCBKit places them on a board for you when you design with it.
What package is the CH343P?
TQFN-16-EP(3x3), with 17 pins. Its footprint is drawn on this page.
Where is the CH343P datasheet?
WCH (Nanjing Qinheng Microelectronics) publishes it: the Datasheet link on this page opens it.
Where can I order the CH343P?
JLCPCB lists it as part C2846043, with 9,138 in stock; the sellers' links on this page open their listings.
Which open-source boards use the CH343P?
55 boards in 49 repositories on GitHub; the most starred are listed on this page, with their KiCad files.