Skip to the content
PCBKitNew board

TS3USB30EDGS

Texas Instruments

-40℃~+85℃ 250ps 25ns 2:1 30ns 3V~4.3V 6Ω 7.5pF 900MHz USB VSSOP-10-0.5mm Analog Switches - Special Purpose ROHS

Extended
DatasheetJLCPCBLCSCti/TS3USB30EDGS
Category
Analog Switches Special Purpose
Package
VSSOP-10-0.5mm
Pins
10

Overview

The TS3USB30EDGS is an analog Switches Special Purpose made by Texas Instruments in a VSSOP-10-0.5mm package with 10 pins. -40℃~+85℃ 250ps 25ns 2:1 30ns 3V~4.3V 6Ω 7.5pF 900MHz USB VSSOP-10-0.5mm Analog Switches - Special Purpose ROHS.

PCBKit's library has its KiCad symbol (Interface_USB:TS3USB30EDGSR, from KiCad's library) and its footprint (Package_SO:TSSOP-10_3x3mm_P0.5mm, from KiCad's library), ready for a KiCad board. 799 are in stock at JLCPCB (part C131998). 1 open-source board in 1 repository on GitHub use it.

Symbol

S1D1+2D2+3D+4GND5D-6D2-7D1-8OE9VCC10
Interface_USB:TS3USB30EDGSRFrom KiCad's library

Footprint

Package_SO:TSSOP-10_3x3mm_P0.5mmFrom KiCad's library

From the datasheet

11
Supply, least
3 V · VCC, recommended operating min · p. 4
Supply, most
4.3 V · VCC, recommended operating max · p. 4
Supply, absolute maximum
7 V · VCC, absolute max · p. 4
Works from
-40 °C · Operating free-air temperature min · p. 4
Works up to
85 °C · Operating free-air temperature max · p. 4
Takes working
1 µA · Supply current max, VCC = 4.3V, II/O = 0mA, switch ON or OFF · p. 5
A pin gives at most
64 mA · ON-state switch current absolute max magnitude · p. 4
Junction to air (DGS (VSSOP))
203.1 K/W · Junction-to-ambient thermal resistance · p. 4
Junction to case (DGS (VSSOP))
88.7 K/W · Junction-to-case (top) thermal resistance · p. 4
Junction to board (DGS (VSSOP))
123 K/W · Junction-to-board thermal resistance · p. 4
Data rate, most
480 Mbit/s · High-speed USB 2.0 data rate · p. 1

What it is and has

5
Switch configuration
1:2 multiplexer/demultiplexer with single enable · p. 1
Control inputs
1.8V compatible · p. 1
Partial power-down
IOFF support · p. 1
ON resistance
10Ω maximum · p. 1
Bandwidth
1400MHz typical at –3dB · p. 1

Around it

1
res 50Ω
between unused pins and GND; Recommended for unused pins to prevent signal reflections. · p. 13

Specifications

47
ParameterConditionsAs printedPage
Supply voltage VCCOver operating free-air temperature rangemin -0.5 · max 7 V4
Control input voltage VINOver operating free-air temperature rangemin -0.5 · max 7 V4
Signal path I/O voltage VI/OD+, D– when VCC > 0V; maximum VCC + 0.3Vmin -0.5 V4
Signal path I/O voltage VI/OD+, D– when VCC = 0Vmin -0.5 · max 5.25 V4
Control input clamp current IIKVIN < 0Vmax -50 mA4
I/O port clamp current II/OKVI/O < 0Vmax -50 mA4
ON-state switch current II/ORating ±64mAmax 64 mA4
Continuous current through VCC or GNDRating ±100mAmax 100 mA4
Storage temperature Tstgmin -65 · max 150 °C4
Electrostatic discharge V(ESD)Human body model (HBM), per ANSI/ESDA/JEDEC JS-001; all pinsmax 8000 V4
Electrostatic discharge V(ESD)Human body model (HBM), per ANSI/ESDA/JEDEC JS-001; I/O port to GNDmax 15000 V4
Electrostatic discharge V(ESD)Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002max 1000 V4
Supply voltage VCCOver operating free-air temperature rangemin 3 · max 4.3 V4
High-level control input voltage VIHVCC = 3V to 3.6V; maximum VCCmin 1.3 V4
High-level control input voltage VIHVCC = 4.3V; maximum VCCmin 1.7 V4
Low-level control input voltage VILVCC = 3V to 3.6Vmin 0 · max 0.5 V4
Low-level control input voltage VILVCC = 4.3Vmin 0 · max 0.7 V4
Data input/output voltage VI/OMaximum VCCmin 0 V4
Operating free-air temperature TAmin -40 · max 85 °C4
Junction-to-ambient thermal resistance RθJADGS (VSSOP), 10 PINStyp 203.1 °C/W4
Junction-to-case (top) thermal resistance RθJC(top)DGS (VSSOP), 10 PINStyp 88.7 °C/W4
Junction-to-board thermal resistance RθJBDGS (VSSOP), 10 PINStyp 123 °C/W4
Junction-to-top characterization parameter ψJTDGS (VSSOP), 10 PINStyp 21.2 °C/W4
Junction-to-board characterization parameter ψJBDGS (VSSOP), 10 PINStyp 121.6 °C/W5
Control inputs clamp voltage VIKVCC = 3V, II = –18mAmax -1.2 V5
Control inputs IINVCC = 4.3V, 0V, VIN = 0V to 4.3V; limit ±1uAmax 1 uA5
D+ and D– OFF-state leakage current IOZVCC = 4.3V, VO = 0V to 3.6V, VI = 0V, Switch OFF; limit ±1uAmax 1 uA5
Powered off leakage current IOFFVCC = 0V, VO = 0V to 4.3V, VI = 0V, VIN = VCC or GND; limit ±2uAmax 2 uA5
Supply current ICCVCC = 4.3V, II/O = 0mA, Switch ON or OFFmax 1 uA5
Control inputs ΔICCVCC = 4.3V, VIN = 2.6Vmax 10 uA5
Control inputs digital input capacitance CinVCC = 0V, VIN = VCC or GNDtyp 1 pF5
OFF-state input capacitance Cio(OFF)VCC = 3.3V, VI/O = 3.3V or 0V, Switch OFFtyp 2 pF5
ON-state input capacitance Cio(ON)VCC = 3.3V, VI/O = 3.3V or 0V, Switch ONtyp 7.5 pF5
ON-state resistance RONVCC = 3V, VI = 0.4V, IO = –8mAtyp 6 · max 10 Ω5
ON-state resistance match between channels ΔRONVCC = 3V, VI = 0.4V, IO = –8mAtyp 0.35 Ω5
ON-state resistance flatness ron(flat)VCC = 3V, VI = 0V or 1V, IO = –8mAtyp 2 Ω5
Crosstalk XTALKRL = 50Ω, f = 240MHz, See Figure 6-3; TA = –40°C to 85°C, VCC = 3.3V ±10%, GND = 0Vtyp -32 dB5
OFF isolation OISORL = 50Ω, f = 240MHz, See Figure 6-2; TA = –40°C to 85°C, VCC = 3.3V ±10%, GND = 0Vtyp -32 dB5
Bandwidth (–3 dB) BWRL = 50Ω, See Figure 6-4; TA = –40°C to 85°C, VCC = 3.3V ±10%, GND = 0Vtyp 1400 MHz5
Propagation delay tpdRL = 50Ω, CL = 5pF, At 480Mbps, See Figure 6-5; TA = –40°C to 85°C, VCC = 3.3V ±10%, GND = 0Vtyp 0.25 ns5
Line enable time, SEL to D, nD tONRL = 50Ω, CL = 5pF, See Figure 6-1; TA = –40°C to 85°C, VCC = 3.3V ±10%, GND = 0Vmax 30 ns5
Line disable time, SEL to D, nD tOFFRL = 50Ω, CL = 5pF, See Figure 6-1; TA = –40°C to 85°C, VCC = 3.3V ±10%, GND = 0Vmax 25 ns5
Line enable time, OE to D, nD tONRL = 50Ω, CL = 5pF, See Figure 6-1; TA = –40°C to 85°C, VCC = 3.3V ±10%, GND = 0Vmax 30 ns5
Line disable time, OE to D, nD tOFFRL = 50Ω, CL = 5pF, See Figure 6-1; TA = –40°C to 85°C, VCC = 3.3V ±10%, GND = 0Vmax 25 ns5
Output skew between center port to any other port tSK(O)RL = 50Ω, CL = 5pF, See Figure 6-6; TA = –40°C to 85°C, VCC = 3.3V ±10%, GND = 0V; specified by designmax 50 ps6
Skew between opposite transitions of the same output (tPHL – tPLH) tSK(P)RL = 50Ω, CL = 5pF, See Figure 6-6; TA = –40°C to 85°C, VCC = 3.3V ±10%, GND = 0V; specified by designmax 20 ps6
Total jitter tJRL = 50Ω, CL = 5pF, tR = tF = 500ps at 480Mbps (PRBS = 215 – 1); TA = –40°C to 85°C, VCC = 3.3V ±10%, GND = 0V; specified by designmax 20 ps6

Pins, by the datasheet

10
1 S
Select input. · p. 3
2 D1+
USB signal path port 1. · p. 3
3 D2+
USB signal path port 2. · p. 3
4 D+
Common USB signal path. · p. 3
5 GND
Ground. · p. 3
6 D–
Common USB signal path. · p. 3
7 D2–
USB signal path port 2. · p. 3
8 D1–
USB signal path port 1. · p. 3
9 OE
Bus-switch enable. · p. 3
10 VCC
Voltage supply. · p. 3

Ordering codes, by the datasheet

9
TS3USB30EDGSR
VSSOP (DGS), 10 pins · 2500, LARGE T&R; -40 to 85°C; marking L6Q or L6R · p. 18
TS3USB30EDGSR.B
VSSOP (DGS), 10 pins · 2500, LARGE T&R; -40 to 85°C; marking L6Q or L6R · p. 18
TS3USB30EDGSRG4
VSSOP (DGS), 10 pins · 2500, LARGE T&R; -40 to 85°C; marking L6R · p. 18
TS3USB30EDGSRG4.B
VSSOP (DGS), 10 pins · 2500, LARGE T&R; -40 to 85°C; marking L6R · p. 18
TS3USB30ERSWR
UQFN (RSW), 10 pins · 3000, LARGE T&R; -40 to 85°C; marking LY7, LYO or LYV · p. 18
TS3USB30ERSWR.A
UQFN (RSW), 10 pins · 3000, LARGE T&R; -40 to 85°C; marking LY7, LYO or LYV · p. 18
TS3USB30ERSWR.B
UQFN (RSW), 10 pins · 3000, LARGE T&R; -40 to 85°C; marking LY7, LYO or LYV · p. 18
TS3USB30ERSWRG4.A
UQFN (RSW), 10 pins · 3000, LARGE T&R; -40 to 85°C; marking LYV · p. 18
TS3USB30ERSWRG4.B
UQFN (RSW), 10 pins · 3000, LARGE T&R; -40 to 85°C; marking LYV · p. 18

Parameters

19
-3dB Bandwidth
900MHz
Applications
USB
Con
7.5pF
Current - Supply
1uA
Data Rate
480Mbps
Features
Bidirectional analog channel
Number of Channels
2
Operating Temperature
-40℃~+85℃
Output Current per Pin(Max)
64mA
Propagation Delay (tpd)
250ps
Ron
6Ω
Switch Circuit
2:1
Thermal Resistance(Junction to Ambient)
203.1℃/W
Thermal Resistance(Junction to Board)
123℃/W
Thermal Resistance(Junction to Case)
88.7℃/W
Turn-off time
25ns
Turn-on time
30ns
Voltage - Supply
3V~4.3V
Voltage - Supply(Absolute Max)
7V

Order codes

1

Pinout

10
The pins of the TS3USB30EDGS
PinNameType
1SInput
2D1+Input/output
3D2+Input/output
4D+Input/output
5GNDPower in
6D-Input/output
7D2-Input/output
8D1-Input/output
9OEInput
10VCCPower in

Open-source boards using it

All 1
  • 2 layers357.5 × 131.8 mmK Type, the printed circuit board in 3D

    K Type

    kiibohd/pcb

    PCB and PCB related bits

    362 parts417

Show this part on your page

A live frame, for any web page
<iframe src="https://pcbkit.io/embed/parts/ti/TS3USB30EDGS" title="TS3USB30EDGS in PCBKit" width="100%" height="480" style="border:0;border-radius:12px" allow="fullscreen" loading="lazy"></iframe>
A picture
<img src="https://pcbkit.io/embed/parts/ti/TS3USB30EDGS.jpg" alt="TS3USB30EDGS" width="1200" height="900">
A picture that opens the part, for a README
[![TS3USB30EDGS](https://pcbkit.io/embed/parts/ti/TS3USB30EDGS.jpg?size=s)](https://pcbkit.io/parts/ti/TS3USB30EDGS)

Questions

Is there a KiCad symbol and footprint for the TS3USB30EDGS?

Yes. The symbol is Interface_USB:TS3USB30EDGSR and the footprint Package_SO:TSSOP-10_3x3mm_P0.5mm, both drawn on this page. PCBKit places them on a board for you when you design with it.

What package is the TS3USB30EDGS?

VSSOP-10-0.5mm, with 10 pins. Its footprint is drawn on this page.

Where is the TS3USB30EDGS datasheet?

Texas Instruments publishes it: the Datasheet link on this page opens it.

Where can I order the TS3USB30EDGS?

JLCPCB lists it as part C131998, with 799 in stock; the sellers' links on this page open their listings.

Which open-source boards use the TS3USB30EDGS?

1 board in 1 repository on GitHub; the most starred are listed on this page, with their KiCad files.