SN74LVC574APW
Texas InstrumentsExtended
-40℃~+125℃ 1 1.5ns 1.65V~3.6V 10uA 150MHz 24mA 24mA 2ns 4pF 6.8ns@3.3V,50pF 74LVC Series 8 D-Type Enable Rising Edge Tri-State TSSOP-20 Flip Flops ROHS
- Part id
- ti/SN74LVC574APW
- Category
- Flip Flops
- Package
- TSSOP-20
- Pins
- 20
- In stock
- 285 at JLCPCB (C7672)
Overview
The SN74LVC574APW is a flip Flop made by Texas Instruments in a TSSOP-20 package with 20 pins. -40℃~+125℃ 1 1.5ns 1.65V~3.6V 10uA 150MHz 24mA 24mA 2ns 4pF 6.8ns@3.3V,50pF 74LVC Series 8 D-Type Enable Rising Edge Tri-State TSSOP-20 Flip Flops ROHS.
PCBKit's library has its KiCad symbol (74xx:74LS574, from KiCad's library) and its footprint (Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm, from KiCad's library), ready for a KiCad board. 285 are in stock at JLCPCB (part C7672).
Symbol
Footprint
From the datasheet
8- Supply, least
- 1.65 V · VCC, recommended operating min · p. 4
- Supply, most
- 3.6 V · VCC, recommended operating max · p. 4
- Supply, absolute maximum
- 6.5 V · VCC, absolute max · p. 3
- Works from
- -40 °C · PW operating free-air temperature min · p. 2
- Works up to
- 125 °C · PW operating free-air temperature max · p. 2
- Takes working
- 10 µA · VCC supply current max, 3.6 V, IO = 0, inputs at VCC or GND · p. 6
- A pin gives at most
- 50 mA · continuous output current absolute max magnitude · p. 3
- Junction to air (PW)
- 83 K/W · junction-to-ambient package thermal impedance · p. 3
What it is and has
3- Outputs
- 3-state · p. 1
- Input voltage tolerance
- 5.5 V · p. 1
- Partial-power-down protection
- Ioff circuitry disables outputs to prevent current backflow when powered down · p. 1
Around it
1- res not specified
- between OE and VCC; Pull-up ensures high-impedance outputs during power up or power down; minimum resistance depends on the driver's current-sinking capability. · p. 2
Specifications
86| Parameter | Conditions | As printed | Page |
|---|---|---|---|
| Supply voltage range VCC | min -0.5 · max 6.5 V | 3 | |
| Input voltage range VI | see Note 1 | min -0.5 · max 6.5 V | 3 |
| Voltage range applied to any output in the high-impedance or power-off state VO | see Note 1 | min -0.5 · max 6.5 V | 3 |
| Voltage range applied to any output in the high or low state VO | Maximum = VCC + 0.5 V; see Notes 1 and 2 | min -0.5 V | 3 |
| Input clamp current IIK | VI < 0 | min -50 mA | 3 |
| Output clamp current IOK | VO < 0 | min -50 mA | 3 |
| Continuous output current IO | ±50 mA | min -50 · max 50 mA | 3 |
| Continuous current through VCC or GND | ±100 mA | min -100 · max 100 mA | 3 |
| Package thermal impedance θJA | PW package; see Note 3 | max 83 °C/W | 3 |
| Storage temperature range Tstg | min -65 · max 150 °C | 3 | |
| Power dissipation Ptot | TA = −40°C to 125°C; see Notes 5 and 6 | max 500 mW | 3 |
| Supply voltage VCC | SN74LVC574A; operating; −40 TO 125°C | min 1.65 · max 3.6 V | 4 |
| Supply voltage VCC | SN74LVC574A; data retention only; −40 TO 125°C | min 1.5 V | 4 |
| High-level input voltage VIH | SN74LVC574A; −40 TO 125°C; VCC = 2.3 V to 2.7 V | min 1.7 V | 4 |
| High-level input voltage VIH | SN74LVC574A; −40 TO 125°C; VCC = 2.7 V to 3.6 V | min 2 V | 4 |
| Low-level input voltage VIL | SN74LVC574A; −40 TO 125°C; VCC = 2.3 V to 2.7 V | max 0.7 V | 4 |
| Low-level input voltage VIL | SN74LVC574A; −40 TO 125°C; VCC = 2.7 V to 3.6 V | max 0.8 V | 4 |
| Input voltage VI | SN74LVC574A; −40 TO 125°C | min 0 · max 5.5 V | 4 |
| Output voltage VO | SN74LVC574A; −40 TO 125°C; high or low state; maximum = VCC | min 0 V | 4 |
| Output voltage VO | SN74LVC574A; −40 TO 125°C; 3−state | min 0 · max 5.5 V | 4 |
| High-level output current IOH | SN74LVC574A; −40 TO 125°C; VCC = 1.65 V | max -4 mA | 4 |
| High-level output current IOH | SN74LVC574A; −40 TO 125°C; VCC = 2.3 V | max -8 mA | 4 |
| High-level output current IOH | SN74LVC574A; −40 TO 125°C; VCC = 2.7 V | max -12 mA | 4 |
| High-level output current IOH | SN74LVC574A; −40 TO 125°C; VCC = 3 V | max -24 mA | 4 |
| Low-level output current IOL | SN74LVC574A; −40 TO 125°C; VCC = 1.65 V | max 4 mA | 4 |
| Low-level output current IOL | SN74LVC574A; −40 TO 125°C; VCC = 2.3 V | max 8 mA | 4 |
| Low-level output current IOL | SN74LVC574A; −40 TO 125°C; VCC = 2.7 V | max 12 mA | 4 |
| Low-level output current IOL | SN74LVC574A; −40 TO 125°C; VCC = 3 V | max 24 mA | 4 |
| Input transition rise or fall rate Δt/Δv | SN74LVC574A; −40 TO 125°C | max 6 ns/V | 4 |
| VOH VOH | SN74LVC574A; −40 TO 125°C; IOH = −4 mA; VCC = 1.65 V | min 1.2 V | 6 |
| VOH VOH | SN74LVC574A; −40 TO 125°C; IOH = −8 mA; VCC = 2.3 V | min 1.7 V | 6 |
| VOH VOH | SN74LVC574A; −40 TO 125°C; IOH = −12 mA; VCC = 2.7 V | min 2.2 V | 6 |
| VOH VOH | SN74LVC574A; −40 TO 125°C; IOH = −12 mA; VCC = 3 V | min 2.4 V | 6 |
| VOH VOH | SN74LVC574A; −40 TO 125°C; IOH = −24 mA; VCC = 3 V | min 2.2 V | 6 |
| VOL VOL | SN74LVC574A; −40 TO 125°C; IOL = 100 uA; VCC = 1.65 V to 3.6 V | max 0.2 V | 6 |
| VOL VOL | SN74LVC574A; −40 TO 125°C; IOL = 4 mA; VCC = 1.65 V | max 0.45 V | 6 |
| VOL VOL | SN74LVC574A; −40 TO 125°C; IOL = 8 mA; VCC = 2.3 V | max 0.7 V | 6 |
| VOL VOL | SN74LVC574A; −40 TO 125°C; IOL = 12 mA; VCC = 2.7 V | max 0.4 V | 6 |
| VOL VOL | SN74LVC574A; −40 TO 125°C; IOL = 24 mA; VCC = 3 V | max 0.55 V | 6 |
| II II | SN74LVC574A; −40 TO 125°C; VI = 5.5 V or GND; VCC = 3.6 V; ±5 uA | min -5 · max 5 uA | 6 |
| Ioff Ioff | SN74LVC574A; −40 TO 125°C; VI or VO = 5.5 V; VCC = 0; ±10 uA | min -10 · max 10 uA | 6 |
| IOZ IOZ | SN74LVC574A; −40 TO 125°C; VI = 0 to 5.5 V; VCC = 3.6 V; ±10 uA | min -10 · max 10 uA | 6 |
| ICC ICC | SN74LVC574A; −40 TO 125°C; VI = VCC or GND; IO = 0; VCC = 3.6 V | max 10 uA | 6 |
| ICC ICC | SN74LVC574A; −40 TO 125°C; 3.6 V ≤ VI ≤ 5.5 V; disabled state only; IO = 0; VCC = 3.6 V | max 10 uA | 6 |
| ΔICC ΔICC | SN74LVC574A; −40 TO 125°C; one input at VCC − 0.6 V, other inputs at VCC or GND; VCC = 2.7 V to 3.6 V | max 500 uA | 6 |
| Ci Ci | SN74LVC574A; TA = 25°C; VI = VCC or GND; VCC = 3.3 V | typ 4 pF | 6 |
| Co Co | SN74LVC574A; TA = 25°C; VO = VCC or GND; VCC = 3.3 V | typ 5.5 pF | 6 |
| Clock frequency fclock | SN74LVC574A; −40 TO 125°C; VCC = 1.8 V ± 0.15 V | max 40 MHz | 7 |
| Clock frequency fclock | SN74LVC574A; −40 TO 125°C; VCC = 2.5 V ± 0.2 V | max 80 MHz | 7 |
| Clock frequency fclock | SN74LVC574A; −40 TO 125°C; VCC = 2.7 V | max 150 MHz | 7 |
| Clock frequency fclock | SN74LVC574A; −40 TO 125°C; VCC = 3.3 V ± 0.3 V | max 150 MHz | 7 |
| Pulse duration, CLK high or low tw | SN74LVC574A; −40 TO 125°C; VCC = 1.8 V ± 0.15 V | min 9 ns | 7 |
| Pulse duration, CLK high or low tw | SN74LVC574A; −40 TO 125°C; VCC = 2.5 V ± 0.2 V | min 4 ns | 7 |
| Pulse duration, CLK high or low tw | SN74LVC574A; −40 TO 125°C; VCC = 2.7 V | min 3.3 ns | 7 |
| Pulse duration, CLK high or low tw | SN74LVC574A; −40 TO 125°C; VCC = 3.3 V ± 0.3 V | min 3.3 ns | 7 |
| Setup time, data before CLK↑ tsu | SN74LVC574A; −40 TO 125°C; VCC = 1.8 V ± 0.15 V | min 6 ns | 7 |
| Setup time, data before CLK↑ tsu | SN74LVC574A; −40 TO 125°C; VCC = 2.5 V ± 0.2 V | min 4 ns | 7 |
| Setup time, data before CLK↑ tsu | SN74LVC574A; −40 TO 125°C; VCC = 2.7 V | min 2 ns | 7 |
| Setup time, data before CLK↑ tsu | SN74LVC574A; −40 TO 125°C; VCC = 3.3 V ± 0.3 V | min 2 ns | 7 |
| Hold time, data after CLK↑ th | SN74LVC574A; −40 TO 125°C; VCC = 1.8 V ± 0.15 V | min 4 ns | 7 |
| Hold time, data after CLK↑ th | SN74LVC574A; −40 TO 125°C; VCC = 2.5 V ± 0.2 V | min 2 ns | 7 |
| Hold time, data after CLK↑ th | SN74LVC574A; −40 TO 125°C; VCC = 2.7 V | min 1.5 ns | 7 |
| Hold time, data after CLK↑ th | SN74LVC574A; −40 TO 125°C; VCC = 3.3 V ± 0.3 V | min 1.5 ns | 7 |
| fmax fmax | SN74LVC574A; −40 TO 125°C; VCC = 1.8 V ± 0.15 V | min 40 MHz | 8 |
| fmax fmax | SN74LVC574A; −40 TO 125°C; VCC = 2.5 V ± 02 V | min 80 MHz | 8 |
| fmax fmax | SN74LVC574A; −40 TO 125°C; VCC = 2.7 V | min 150 MHz | 8 |
| fmax fmax | SN74LVC574A; −40 TO 125°C; VCC = 3.3 V ± 0.3 V | min 150 MHz | 8 |
| tpd tpd | SN74LVC574A; −40 TO 125°C; CLK to Q; VCC = 1.8 V ± 0.15 V | min 1 · max 21.6 ns | 8 |
| tpd tpd | SN74LVC574A; −40 TO 125°C; CLK to Q; VCC = 2.5 V ± 0.2 V | min 1 · max 10.5 ns | 8 |
| tpd tpd | SN74LVC574A; −40 TO 125°C; CLK to Q; VCC = 2.7 V | min 1 · max 8 ns | 8 |
| tpd tpd | SN74LVC574A; −40 TO 125°C; CLK to Q; VCC = 3.3 V ± 0.3 V | min 2.2 · max 7 ns | 8 |
| ten ten | SN74LVC574A; −40 TO 125°C; OE to Q; VCC = 1.8 V ± 0.15 V | min 1 · max 19.5 ns | 8 |
| ten ten | SN74LVC574A; −40 TO 125°C; OE to Q; VCC = 2.5 V ± 0.2 V | min 1 · max 10.5 ns | 8 |
| ten ten | SN74LVC574A; −40 TO 125°C; OE to Q; VCC = 2.7 V | min 1 · max 8.5 ns | 8 |
| ten ten | SN74LVC574A; −40 TO 125°C; OE to Q; VCC = 3.3 V ± 0.3 V | min 1.5 · max 7.5 ns | 8 |
| tdis tdis | SN74LVC574A; −40 TO 125°C; OE to Q; VCC = 1.8 V ± 0.15 V | min 1 · max 18.8 ns | 8 |
| tdis tdis | SN74LVC574A; −40 TO 125°C; OE to Q; VCC = 2.5 V ± 0.2 V | min 1 · max 7.8 ns | 8 |
| tdis tdis | SN74LVC574A; −40 TO 125°C; OE to Q; VCC = 2.7 V | min 1 · max 7.3 ns | 8 |
| tdis tdis | SN74LVC574A; −40 TO 125°C; OE to Q; VCC = 3.3 V ± 0.3 V | min 1.7 · max 6.6 ns | 8 |
| tsk(o) tsk(o) | SN74LVC574A; −40 TO 125°C; VCC = 3.3 V ± 0.3 V | max 1 ns | 8 |
| Power dissipation capacitance per flip−flop Cpd | Outputs enabled; f = 10 MHz; VCC = 1.8 V | typ 25 pF | 8 |
| Power dissipation capacitance per flip−flop Cpd | Outputs enabled; f = 10 MHz; VCC = 2.5 V | typ 29 pF | 8 |
| Power dissipation capacitance per flip−flop Cpd | Outputs enabled; f = 10 MHz; VCC = 3.3 V | typ 30 pF | 8 |
| Power dissipation capacitance per flip−flop Cpd | Outputs disabled; f = 10 MHz; VCC = 1.8 V | typ 9 pF | 8 |
| Power dissipation capacitance per flip−flop Cpd | Outputs disabled; f = 10 MHz; VCC = 2.5 V | typ 9 pF | 8 |
| Power dissipation capacitance per flip−flop Cpd | Outputs disabled; f = 10 MHz; VCC = 3.3 V | typ 11 pF | 8 |
Pins, by the datasheet
20- 1 OE
- Output enable; high places all eight outputs in the high-impedance state. · p. 1
- 2 1D
- Data input for flip-flop 1. · p. 1
- 3 2D
- Data input for flip-flop 2. · p. 1
- 4 3D
- Data input for flip-flop 3. · p. 1
- 5 4D
- Data input for flip-flop 4. · p. 1
- 6 5D
- Data input for flip-flop 5. · p. 1
- 7 6D
- Data input for flip-flop 6. · p. 1
- 8 7D
- Data input for flip-flop 7. · p. 1
- 9 8D
- Data input for flip-flop 8. · p. 1
- 10 GND
- Ground. · p. 1
- 11 CLK
- Clock input; the positive transition transfers the data inputs to the Q outputs. · p. 1
- 12 8Q
- 3-state output for flip-flop 8. · p. 1
- 13 7Q
- 3-state output for flip-flop 7. · p. 1
- 14 6Q
- 3-state output for flip-flop 6. · p. 1
- 15 5Q
- 3-state output for flip-flop 5. · p. 1
- 16 4Q
- 3-state output for flip-flop 4. · p. 1
- 17 3Q
- 3-state output for flip-flop 3. · p. 1
- 18 2Q
- 3-state output for flip-flop 2. · p. 1
- 19 1Q
- 3-state output for flip-flop 1. · p. 1
- 20 VCC
- Supply voltage. · p. 1
Ordering codes, by the datasheet
15- SN74LVC574ARGYR
- QFN − RGY · −40°C to 85°C; reel of 1000 · p. 2
- SN74LVC574AGQNR
- VFBGA − GQN · −40°C to 85°C; reel of 1000 · p. 2
- SN74LVC574AZQNR
- VFBGA − ZQN (Pb-free) · −40°C to 85°C; reel of 1000 · p. 2
- SN74LVC574AN
- PDIP − N · −40°C to 125°C; tube of 20 · p. 2
- SN74LVC574ADW
- SOIC − DW · −40°C to 125°C; tube of 25 · p. 2
- SN74LVC574ADWR
- SOIC − DW · −40°C to 125°C; reel of 2000 · p. 2
- SN74LVC574ANSR
- SOP − NS · −40°C to 125°C; reel of 2000 · p. 2
- SN74LVC574ADBR
- SSOP − DB · −40°C to 125°C; reel of 2000 · p. 2
- SN74LVC574APW
- TSSOP − PW · −40°C to 125°C; tube of 70 · p. 2
- SN74LVC574APWR
- TSSOP − PW · −40°C to 125°C; reel of 2000 · p. 2
- SN74LVC574APWT
- TSSOP − PW · −40°C to 125°C; reel of 250 · p. 2
- SN74LVC574ADGVR
- TVSOP − DGV · −40°C to 125°C; reel of 2000 · p. 2
- SNJ54LVC574AJ
- CDIP − J · −55°C to 125°C; tube of 20 · p. 2
- SNJ54LVC574AW
- CFP − W · −55°C to 125°C; tube of 85 · p. 2
- SNJ54LVC574AFK
- LCCC − FK · −55°C to 125°C; tube of 55 · p. 2
Parts like it
8
MC74LCX574DT
TSSOP-20-40℃~+85℃ 1 10uA 150MHz 24mA 24mA 2V~3.6V 74LCX Series 7pF 8 8.5ns@3.3V,50pF D-Type Rising Edge TSSOP-20 Flip Flops ROHSonsemiFlip FlopsCLVC574AQPWRG4Q1
TSSOP-20-40℃~+125℃ 1 10uA 150MHz 24mA 24mA 2V~3.6V 2ns 2ns 4pF 74LVC Series 7ns@3.3V,50pF 8 D-Type Enable Rising Edge Tri-State TSSOP-20 Flip Flops ROHSTexas InstrumentsFlip FlopsSN74ABT273PWRE4
TSSOP-20-40℃~+85℃ 1 1.2ns 150MHz 2ns 32mA 4.5V~5.5V 400uA 6.8ns@5V,50pF 64mA 74ABT Series 7pF 8 D-Type Push-Pull、Tri-State Reset Rising Edge TSSOP-20 Flip Flops ROHSTexas InstrumentsFlip FlopsSN74ALVCH374PW
TSSOP-20-40℃~+85℃ 1 1.65V~3.6V 10uA 150MHz 24mA 24mA 3.6ns@3.3V,50pF 5pF 74ALVCH Series 8 D-Type Rising Edge TSSOP-20 Flip Flops ROHSTexas InstrumentsFlip FlopsSN74ABT273PW
TSSOP-20-40℃~+85℃ 1 1.2ns 150MHz 2ns 32mA 4.5V~5.5V 400uA 6.8ns@5V,50pF 64mA 74ABT Series 7pF 8 D-Type Reset Rising Edge TSSOP-20 Flip Flops ROHSTexas InstrumentsFlip Flops74LCX374FT
TSSOP-20-40℃~+85℃ 1 1.5ns 1.65V~3.6V 10uA 150MHz 2.5ns 24mA 24mA 74LCX Series 7pF 8 8.5ns@3.3V,50pF D-Type Enable Rising Edge Tri-State TSSOP-20 Flip Flops ROHSToshibaFlip FlopsMC74LCX374DTR2G
TSSOP-20-40℃~+85℃ 1 1.5ns 10uA 150MHz 2.5ns 24mA 24mA 2V~3.6V 74LCX Series 7pF 8 8.5ns@3.3V,50pF D-Type Enable Rising Edge Tri-State TSSOP-20 Flip Flops ROHSonsemiFlip FlopsSN74LVT574PW
TSSOP-20-40℃~+85℃ 1 150MHz 190uA 2.7V~3.6V 2ns、2.4ns 300ps、900ps 32mA 4pF 6.6ns@3.3V,50pF 64mA 74LVT Series 8 D-Type Rising Edge Tri-State TSSOP-20 Flip Flops ROHSTexas InstrumentsFlip Flops
Questions
Is there a KiCad symbol and footprint for the SN74LVC574APW?
Yes. The symbol is 74xx:74LS574 and the footprint Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm, both drawn on this page. PCBKit places them on a board for you when you design with it.
What package is the SN74LVC574APW?
TSSOP-20, with 20 pins. Its footprint is drawn on this page.
Where is the SN74LVC574APW datasheet?
Texas Instruments publishes it: the Datasheet link on this page opens it.
Where can I order the SN74LVC574APW?
JLCPCB lists it as part C7672, with 285 in stock; the sellers' links on this page open their listings.
What can replace the SN74LVC574APW?
Parts like it in the library: the MC74LCX574DT by onsemi, the CLVC574AQPWRG4Q1 by Texas Instruments, the SN74ABT273PWRE4 by Texas Instruments and the SN74ALVCH374PW by Texas Instruments. Check their datasheets: a part that fits the footprint may still differ in its ratings.