2 layers105.5 × 99.6 mm
SN74HC32D
Texas InstrumentsExtended
-40℃~+85℃ 1.5V~4.2V 1.9V、4.4V、5.9V 100mV 17ns@6V,50pF 2 2V~6V 2uA 4 5.2mA 5.2mA 500mV~1.8V 74HC Series OR Gate SOIC-14 Logic Gates ROHS
- Part id
- ti/SN74HC32D
- Category
- Logic Gates
- Package
- SOIC-14
- Pins
- 14
- In stock
- 19,179 at JLCPCB (C6838)
- Used on
- 2 open-source boards
Overview
The SN74HC32D is a logic Gate made by Texas Instruments in a SOIC-14 package with 14 pins. -40℃~+85℃ 1.5V~4.2V 1.9V、4.4V、5.9V 100mV 17ns@6V,50pF 2 2V~6V 2uA 4 5.2mA 5.2mA 500mV~1.8V 74HC Series OR Gate SOIC-14 Logic Gates ROHS.
PCBKit's library has its KiCad symbol (74xx:74LS32, from KiCad's library) and its footprint (Package_SO:SOIC-14_3.9x8.7mm_P1.27mm, from KiCad's library), ready for a KiCad board. 19,179 are in stock at JLCPCB (part C6838). 2 open-source boards in 2 repositories on GitHub use it.
Symbol
Footprint
From the datasheet
12- Supply, least
- 2 V · VCC, recommended operating min · p. 4
- Supply, most
- 6 V · VCC, recommended operating max · p. 4
- Supply, absolute maximum
- 7 V · VCC, absolute max · p. 4
- Works from
- -40 °C · SN74HC32 operating free-air temperature min · p. 4
- Works up to
- 85 °C · SN74HC32 operating free-air temperature max · p. 4
- Junction, hottest
- 150 °C · junction temperature absolute max · p. 4
- Takes working
- 20 µA · VCC supply current max, 6 V, inputs at VCC or 0, −40°C to 85°C · p. 6
- A pin gives at most
- 25 mA · continuous output source or sink current absolute max · p. 4
- Junction to air (D (SOIC))
- 133.6 K/W · junction-to-ambient thermal resistance · p. 5
- Junction to case (D (SOIC))
- 89 K/W · junction-to-case (top) thermal resistance · p. 5
- Junction to board (D (SOIC))
- 89.5 K/W · junction-to-board thermal resistance · p. 5
- Edge
- 6 ns · output transition-time typical, VCC = 6 V, CL = 50 pF, TA = 25°C · p. 7
What it is and has
5- Logic function
- Four independent 2-input OR gates, Y = A + B in positive logic · p. 9
- Inputs
- Buffered inputs · p. 1
- Fanout
- Up to 10 LSTTL loads · p. 1
- Package
- SOIC (14), 8.70 mm × 3.90 mm body · p. 1
- Outputs
- Balanced CMOS push-pull · p. 9
Around it
2- cap 0.1 μF
- between VCC and GND; Bypass capacitor at each VCC terminal; place close to the supply and ground pins. · p. 13
- cap 1 μF
- between VCC and GND; Commonly used in parallel with the 0.1-uF bypass capacitor to reject different noise frequencies. · p. 13
Specifications
66| Parameter | Conditions | As printed | Page |
|---|---|---|---|
| Supply voltage VCC | over operating free-air temperature range | min -0.5 · max 7 V | 4 |
| Input clamp current(2) IIK | VI < 0 or VI > VCC; ±20 mA limit | max 20 mA | 4 |
| Output clamp current(2) IOK | VO < 0 or VO > VCC; ±20 mA limit | max 20 mA | 4 |
| Continuous output current IO | VO = 0 to VCC; ±25 mA limit | max 25 mA | 4 |
| Continuous current through VCC or GND | ±50 mA limit | max 50 mA | 4 |
| Junction temperature(3) TJ | Guaranteed by design | max 150 °C | 4 |
| Storage temperature Tstg | min -65 · max 150 °C | 4 | |
| Electrostatic discharge V(ESD) | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001; ±2000 V | max 2000 V | 4 |
| Electrostatic discharge V(ESD) | Charged-device model (CDM), per JEDEC specification JESD22-C101; ±750 V | max 750 V | 4 |
| Supply voltage VCC | Nominal supply voltage 5 V | min 2 · max 6 V | 4 |
| High-level input voltage VIH | VCC = 2 V | min 1.5 V | 4 |
| High-level input voltage VIH | VCC = 4.5 V | min 3.15 V | 4 |
| High-level input voltage VIH | VCC = 6 V | min 4.2 V | 4 |
| Low-level input voltage VIL | VCC = 2 V | max 0.5 V | 4 |
| Low-level input voltage VIL | VCC = 4.5 V | max 1.35 V | 4 |
| Low-level input voltage VIL | VCC = 6 V | max 1.8 V | 4 |
| Input voltage VI | Maximum is VCC | min 0 V | 4 |
| Output voltage VO | Maximum is VCC | min 0 V | 4 |
| Input transition rise and fall rate Δt/Δv | VCC = 2 V | max 1000 ns | 4 |
| Input transition rise and fall rate Δt/Δv | VCC = 4.5 V | max 500 ns | 4 |
| Input transition rise and fall rate Δt/Δv | VCC = 6 V | max 400 ns | 4 |
| Operating free-air temperature TA | SN74HC32 | min -40 · max 85 °C | 4 |
| Junction-to-ambient thermal resistance RθJA | SN74HC32, D (SOIC), 14 PINS | typ 133.6 °C/W | 5 |
| Junction-to-case (top) thermal resistance RθJC(top) | SN74HC32, D (SOIC), 14 PINS | typ 89 °C/W | 5 |
| Junction-to-board thermal resistance RθJB | SN74HC32, D (SOIC), 14 PINS | typ 89.5 °C/W | 5 |
| Junction-to-top characterization parameter ΨJT | SN74HC32, D (SOIC), 14 PINS | typ 45.5 °C/W | 5 |
| Junction-to-board characterization parameter ΨJB | SN74HC32, D (SOIC), 14 PINS | typ 89.1 °C/W | 5 |
| High-level output voltage VOH | VI = VIH or VIL; IOH = -20 uA; VCC = 2 V; TA = 25°C | min 1.9 · typ 1.998 V | 5 |
| High-level output voltage VOH | VI = VIH or VIL; IOH = -20 uA; VCC = 2 V; TA = -40°C to 85°C | min 1.9 V | 5 |
| High-level output voltage VOH | VI = VIH or VIL; IOH = -20 uA; VCC = 4.5 V; TA = 25°C | min 4.4 · typ 4.499 V | 5 |
| High-level output voltage VOH | VI = VIH or VIL; IOH = -20 uA; VCC = 4.5 V; TA = -40°C to 85°C | min 4.4 V | 5 |
| High-level output voltage VOH | VI = VIH or VIL; IOH = -20 uA; VCC = 6 V; TA = 25°C | min 5.9 · typ 5.999 V | 5 |
| High-level output voltage VOH | VI = VIH or VIL; IOH = -20 uA; VCC = 6 V; TA = -40°C to 85°C | min 5.9 V | 5 |
| High-level output voltage VOH | VI = VIH or VIL; IOH = -4 mA; VCC = 4.5 V; TA = 25°C | min 3.98 · typ 4.3 V | 5 |
| High-level output voltage VOH | VI = VIH or VIL; IOH = -4 mA; VCC = 4.5 V; TA = -40°C to 85°C | min 3.84 V | 5 |
| High-level output voltage VOH | VI = VIH or VIL; IOH = -5.2 mA; VCC = 6 V; TA = 25°C | min 5.48 · typ 5.8 V | 5 |
| High-level output voltage VOH | VI = VIH or VIL; IOH = -5.2 mA; VCC = 6 V; TA = -40°C to 85°C | min 5.34 V | 5 |
| Low-level output voltage VOL | VI = VIH or VIL; IOL = 20 uA; VCC = 2 V; TA = 25°C | typ 0.002 · max 0.1 V | 6 |
| Low-level output voltage VOL | VI = VIH or VIL; IOL = 20 uA; VCC = 2 V; TA = -40°C to 85°C | max 0.1 V | 6 |
| Low-level output voltage VOL | VI = VIH or VIL; IOL = 20 uA; VCC = 4.5 V; TA = 25°C | typ 0.001 · max 0.1 V | 6 |
| Low-level output voltage VOL | VI = VIH or VIL; IOL = 20 uA; VCC = 4.5 V; TA = -40°C to 85°C | max 0.1 V | 6 |
| Low-level output voltage VOL | VI = VIH or VIL; IOL = 20 uA; VCC = 6 V; TA = 25°C | typ 0.001 · max 0.1 V | 6 |
| Low-level output voltage VOL | VI = VIH or VIL; IOL = 20 uA; VCC = 6 V; TA = -40°C to 85°C | max 0.1 V | 6 |
| Low-level output voltage VOL | VI = VIH or VIL; IOL = 4 mA; VCC = 4.5 V; TA = 25°C | typ 0.17 · max 0.26 V | 6 |
| Low-level output voltage VOL | VI = VIH or VIL; IOL = 4 mA; VCC = 4.5 V; TA = -40°C to 85°C | max 0.33 V | 6 |
| Low-level output voltage VOL | VI = VIH or VIL; IOL = 5.2 mA; VCC = 6 V; TA = 25°C | typ 0.15 · max 0.26 V | 6 |
| Low-level output voltage VOL | VI = VIH or VIL; IOL = 5.2 mA; VCC = 6 V; TA = -40°C to 85°C | max 0.33 V | 6 |
| Input leakage current II | VI = VCC or 0; VCC = 6 V; TA = 25°C; ±0.1 uA limit | max 0.1 uA | 6 |
| Input leakage current II | VI = VCC or 0; VCC = 6 V; TA = -40°C to 85°C; ±1 uA limit | max 1 uA | 6 |
| Supply current ICC | VI = VCC or 0; VCC = 6 V; TA = 25°C | max 2 uA | 6 |
| Supply current ICC | VI = VCC or 0; VCC = 6 V; TA = -40°C to 85°C | max 20 uA | 6 |
| Input capacitance Ci | VCC = 2 V to 6 V; TA = 25°C | typ 3 · max 10 pF | 6 |
| Input capacitance Ci | VCC = 2 V to 6 V; TA = -40°C to 85°C | max 10 pF | 6 |
| Propagation delay tpd | A or B to Y; CL = 50 pF; VCC = 2 V; TA = 25°C | typ 50 · max 100 ns | 6 |
| Propagation delay tpd | A or B to Y; CL = 50 pF; VCC = 2 V; TA = -40°C to 85°C | max 125 ns | 6 |
| Propagation delay tpd | A or B to Y; CL = 50 pF; VCC = 4.5 V; TA = 25°C | typ 10 · max 20 ns | 6 |
| Propagation delay tpd | A or B to Y; CL = 50 pF; VCC = 4.5 V; TA = -40°C to 85°C | max 25 ns | 6 |
| Propagation delay tpd | A or B to Y; CL = 50 pF; VCC = 6 V; TA = 25°C | typ 8 · max 17 ns | 6 |
| Propagation delay tpd | A or B to Y; CL = 50 pF; VCC = 6 V; TA = -40°C to 85°C | max 21 ns | 6 |
| Transition-time tt | Output Y; CL = 50 pF; VCC = 2 V; TA = 25°C | typ 38 · max 75 ns | 7 |
| Transition-time tt | Output Y; CL = 50 pF; VCC = 2 V; TA = -40°C to 85°C | max 95 ns | 7 |
| Transition-time tt | Output Y; CL = 50 pF; VCC = 4.5 V; TA = 25°C | typ 8 · max 15 ns | 7 |
| Transition-time tt | Output Y; CL = 50 pF; VCC = 4.5 V; TA = -40°C to 85°C | max 19 ns | 7 |
| Transition-time tt | Output Y; CL = 50 pF; VCC = 6 V; TA = 25°C | typ 6 · max 13 ns | 7 |
| Transition-time tt | Output Y; CL = 50 pF; VCC = 6 V; TA = -40°C to 85°C | max 16 ns | 7 |
| Power dissipation capacitance per gate Cpd | No load; VCC = 2 V to 6 V; typical at TA = 25°C | typ 20 pF | 7 |
Pins, by the datasheet
14- 1 1A
- Channel 1, Input A · p. 3
- 2 1B
- Channel 1, Input B · p. 3
- 3 1Y
- Channel 1, Output Y · p. 3
- 4 2A
- Channel 2, Input A · p. 3
- 5 2B
- Channel 2, Input B · p. 3
- 6 2Y
- Channel 2, Output Y · p. 3
- 7 GND
- Ground · p. 3
- 8 3Y
- Channel 3, Output Y · p. 3
- 9 3A
- Channel 3, Input A · p. 3
- 10 3B
- Channel 3, Input B · p. 3
- 11 4Y
- Channel 4, Output Y · p. 3
- 12 4A
- Channel 4, Input A · p. 3
- 13 4B
- Channel 4, Input B · p. 3
- 14 VCC
- Positive Supply · p. 3
Open-source boards using it
2- 2 layers
Parts like it
8
CD4093BM96
SOIC-14-55℃~+125℃ 130ns@15V,50pF 2 3.4mA 3.4mA 3.6V~10.8V 3V~18V 4 4.95V、9.95V、14.95V 4000B Series 4uA 50mV 900mV~4V NAND Gate Schmitt trigger SOIC-14 Logic Gates ROHSTexas InstrumentsLogic GatesCD4078BM96
SOIC-14-55℃~+125℃ 1 1.5V、3V、4V 3.5V、7V、11V 3V~18V 4.95V、9.95V、14.95V 4000B Series 50mV 55ns@15V,50pF 5uA 6.8mA 6.8mA 8 NOR Gate、OR Gate SOIC-14 Logic Gates ROHSTexas InstrumentsLogic GatesSN74LS21D
SOIC-140℃~+70℃ 2 2.7V~3.4V 20ns@5V,15pF 2V 4 4.75V~5.25V 400uA 500mV 74LS Series 800mV 8mA AND Gate SOIC-14 Logic Gates ROHSTexas InstrumentsLogic GatesCD4030BM96
SOIC-14-55℃~+125℃ 1.5V~4V 100ns@15V,50pF 1uA 3.4mA 3.4mA 3.5V~11V 3V~18V 4 4.95V、9.95V、14.95V 4000B Series 50mV、50mV、50mV XOR Gate SOIC-14 Logic Gates ROHSTexas InstrumentsLogic GatesRS4G08XP
SOIC-14Logic GatesJiangsu RUNIC TechCD4093BM
SOP-140℃~+60℃ 130ns@15V,50pF 2 3.4mA 3.4mA 3.6V~10.8V 3V~18V 4 4.95V、9.95V、14.95V 4000B Series 4uA 50mV 900mV~4V NAND Gate Schmitt trigger SOP-14 Logic Gates ROHSJSMSEMILogic GatesCD74HC30M96-JSM
SOP-14-40℃~+125℃ 1 1.5V、3.15V、4.2V 1.9V、4.4V、5.9V 100mV、260mV 22ns 2V~6V 2uA 500mV、1.35V、1.8V 74HC 8 NAND Gate StandardCMOS SOP-14 Logic Gates ROHSJSMSEMILogic GatesMC14093BD
SOIC-14-55℃~+125℃ 1uA 2 3.6V~10.8V 3V~18V 4 4.95V~5V、9.95V~10V、14.95V~15V 4000B Series 50mV 8.8mA 8.8mA 80ns@15V,50pF 900mV~4V NAND Gate SOIC-14 Logic Gates ROHSonsemiLogic Gates
Questions
Is there a KiCad symbol and footprint for the SN74HC32D?
Yes. The symbol is 74xx:74LS32 and the footprint Package_SO:SOIC-14_3.9x8.7mm_P1.27mm, both drawn on this page. PCBKit places them on a board for you when you design with it.
What package is the SN74HC32D?
SOIC-14, with 14 pins. Its footprint is drawn on this page.
Where is the SN74HC32D datasheet?
Texas Instruments publishes it: the Datasheet link on this page opens it.
Where can I order the SN74HC32D?
JLCPCB lists it as part C6838, with 19,179 in stock; the sellers' links on this page open their listings.
What can replace the SN74HC32D?
Parts like it in the library: the CD4093BM96 by Texas Instruments, the CD4078BM96 by Texas Instruments, the SN74LS21D by Texas Instruments and the CD4030BM96 by Texas Instruments. Check their datasheets: a part that fits the footprint may still differ in its ratings.
Which open-source boards use the SN74HC32D?
2 boards in 2 repositories on GitHub; the most starred are listed on this page, with their KiCad files.