Skip to the content
PCBKitNew board
SN74HC161D, in 3D

SN74HC161D

Texas Instruments

-40℃~+85℃ 1 2V~6V 36MHz 4 Asynchronous Divide-by-2 Programmable divide ratio、Reset function、Cascade counter、Synchronous counting Rising Edge Synchronous Up Counter SOIC-16 Counters, Dividers ROHS

Extended
DatasheetJLCPCBLCSCti/SN74HC161D
Category
Counters, Dividers
Package
SOIC-16
Pins
16

Overview

The SN74HC161D is a counters, Divider made by Texas Instruments in a SOIC-16 package with 16 pins. -40℃~+85℃ 1 2V~6V 36MHz 4 Asynchronous Divide-by-2 Programmable divide ratio、Reset function、Cascade counter、Synchronous counting Rising Edge Synchronous Up Counter SOIC-16 Counters, Dividers ROHS.

PCBKit's library has its KiCad symbol (74xx:74LS161, from KiCad's library) and its footprint (Package_SO:SOIC-16_3.9x9.9mm_P1.27mm, from KiCad's library), ready for a KiCad board. 5,705 are in stock at JLCPCB (part C6824).

Symbol

MR1CP2D03D14D25D36CEP7GND8PE9CET10Q311Q212Q113Q014TC15VCC16
74xx:74LS161From KiCad's library

Footprint

12345678910111213141516
Package_SO:SOIC-16_3.9x9.9mm_P1.27mmFrom KiCad's library

From the datasheet

9
Supply, least
2 V · VCC, recommended operating min · p. 6
Supply, most
6 V · VCC, recommended operating max · p. 6
Supply, absolute maximum
7 V · VCC, absolute max · p. 6
Works from
-40 °C · Operating free-air temperature min, SN74HC161 · p. 6
Works up to
85 °C · Operating free-air temperature max, SN74HC161 · p. 6
Takes working
80 µA · VCC supply current max, VCC = 6 V, VI = VCC or 0, IO = 0 · p. 7
A pin gives at most
25 mA · Continuous output source or sink current absolute max, VO = 0 to VCC · p. 6
Junction to air (D)
73 K/W · Package thermal impedance · p. 6
Edge
6 ns · Output transition time typical, VCC = 6 V, CL = 50 pF, TA = 25°C · p. 8

What it is and has

8
Counter
4-bit binary · p. 1
Output loading
Up to 10 LSTTL loads · p. 1
Carry look-ahead
Internal look-ahead for fast counting · p. 1
Cascading
Carry output for n-bit cascading · p. 1
Counting
Synchronous · p. 1
Programming
Synchronously programmable · p. 1
Output drive
±4 mA at 5 V · p. 1
Clear
Asynchronous, active low · p. 2

Specifications

155
ParameterConditionsAs printedPage
Supply voltage range VCCmin -0.5 · max 7 V6
Input clamp current IIKVI < 0 or VI > VCC; see Note 1min -20 · max 20 mA6
Output clamp current IOKVO < 0 or VO > VCC; see Note 1min -20 · max 20 mA6
Continuous output current IOVO = 0 to VCCmin -25 · max 25 mA6
Continuous current through VCC or GNDmin -50 · max 50 mA6
Package thermal impedance θJAD package; see Note 2typ 73 °C/W6
Storage temperature range Tstgmin -65 · max 150 °C6
Supply voltage VCCSN74HC161; typ field is NOMmin 2 · typ 5 · max 6 V6
High-level input voltage VIHSN74HC161; VCC = 2 Vmin 1.5 V6
High-level input voltage VIHSN74HC161; VCC = 4.5 Vmin 3.15 V6
High-level input voltage VIHSN74HC161; VCC = 6 Vmin 4.2 V6
Low-level input voltage VILSN74HC161; VCC = 2 Vmax 0.5 V6
Low-level input voltage VILSN74HC161; VCC = 4.5 Vmax 1.35 V6
Low-level input voltage VILSN74HC161; VCC = 6 Vmax 1.8 V6
Input voltage VISN74HC161; maximum is VCCmin 0 V6
Output voltage VOSN74HC161; maximum is VCCmin 0 V6
Input transition rise/fall time ∆t/∆vSN74HC161; VCC = 2 Vmax 1000 ns6
Input transition rise/fall time ∆t/∆vSN74HC161; VCC = 4.5 Vmax 500 ns6
Input transition rise/fall time ∆t/∆vSN74HC161; VCC = 6 Vmax 400 ns6
Operating free-air temperature TASN74HC161min -40 · max 85 °C6
VOH VOHTA = 25°C; VI = VIH or VIL; IOH = −20 uA; VCC = 2 Vmin 1.9 · typ 1.998 V7
VOH VOHSN74HC161; VI = VIH or VIL; IOH = −20 uA; VCC = 2 Vmin 1.9 V7
VOH VOHTA = 25°C; VI = VIH or VIL; IOH = −20 uA; VCC = 4.5 Vmin 4.4 · typ 4.499 V7
VOH VOHSN74HC161; VI = VIH or VIL; IOH = −20 uA; VCC = 4.5 Vmin 4.4 V7
VOH VOHTA = 25°C; VI = VIH or VIL; IOH = −20 uA; VCC = 6 Vmin 5.9 · typ 5.999 V7
VOH VOHSN74HC161; VI = VIH or VIL; IOH = −20 uA; VCC = 6 Vmin 5.9 V7
VOH VOHTA = 25°C; VI = VIH or VIL; IOH = −4 mA; VCC = 4.5 Vmin 3.98 · typ 4.3 V7
VOH VOHSN74HC161; VI = VIH or VIL; IOH = −4 mA; VCC = 4.5 Vmin 3.84 V7
VOH VOHTA = 25°C; VI = VIH or VIL; IOH = −5.2 mA; VCC = 6 Vmin 5.48 · typ 5.8 V7
VOH VOHSN74HC161; VI = VIH or VIL; IOH = −5.2 mA; VCC = 6 Vmin 5.34 V7
VOL VOLTA = 25°C; VI = VIH or VIL; IOL = 20 uA; VCC = 2 Vtyp 0.002 · max 0.1 V7
VOL VOLSN74HC161; VI = VIH or VIL; IOL = 20 uA; VCC = 2 Vmax 0.1 V7
VOL VOLTA = 25°C; VI = VIH or VIL; IOL = 20 uA; VCC = 4.5 Vtyp 0.001 · max 0.1 V7
VOL VOLSN74HC161; VI = VIH or VIL; IOL = 20 uA; VCC = 4.5 Vmax 0.1 V7
VOL VOLTA = 25°C; VI = VIH or VIL; IOL = 20 uA; VCC = 6 Vtyp 0.001 · max 0.1 V7
VOL VOLSN74HC161; VI = VIH or VIL; IOL = 20 uA; VCC = 6 Vmax 0.1 V7
VOL VOLTA = 25°C; VI = VIH or VIL; IOL = 4 mA; VCC = 4.5 Vtyp 0.17 · max 0.26 V7
VOL VOLSN74HC161; VI = VIH or VIL; IOL = 4 mA; VCC = 4.5 Vmax 0.33 V7
VOL VOLTA = 25°C; VI = VIH or VIL; IOL = 5.2 mA; VCC = 6 Vtyp 0.15 · max 0.26 V7
VOL VOLSN74HC161; VI = VIH or VIL; IOL = 5.2 mA; VCC = 6 Vmax 0.33 V7
II IITA = 25°C; VI = VCC or 0; VCC = 6 V; values are ± magnitudestyp 0.1 · max 100 nA7
II IISN74HC161; VI = VCC or 0; VCC = 6 V; maximum is ± magnitudemax 1000 nA7
ICC ICCTA = 25°C; VI = VCC or 0; IO = 0; VCC = 6 Vmax 8 uA7
ICC ICCSN74HC161; VI = VCC or 0; IO = 0; VCC = 6 Vmax 80 uA7
Ci CiTA = 25°C; VCC = 2 V to 6 Vtyp 3 · max 10 pF7
Ci CiSN74HC161; VCC = 2 V to 6 Vmax 10 pF7
Clock frequency fclockTA = 25°C; VCC = 2 Vmax 6 MHz7
Clock frequency fclockSN74HC161; VCC = 2 Vmax 5 MHz7
Clock frequency fclockTA = 25°C; VCC = 4.5 Vmax 31 MHz7
Clock frequency fclockSN74HC161; VCC = 4.5 Vmax 25 MHz7
Clock frequency fclockTA = 25°C; VCC = 6 Vmax 36 MHz7
Clock frequency fclockSN74HC161; VCC = 6 Vmax 29 MHz7
Pulse duration twTA = 25°C; CLK high or low; VCC = 2 Vmin 80 ns7
Pulse duration twSN74HC161; CLK high or low; VCC = 2 Vmin 100 ns7
Pulse duration twTA = 25°C; CLK high or low; VCC = 4.5 Vmin 16 ns7
Pulse duration twSN74HC161; CLK high or low; VCC = 4.5 Vmin 20 ns7
Pulse duration twTA = 25°C; CLK high or low; VCC = 6 Vmin 14 ns7
Pulse duration twSN74HC161; CLK high or low; VCC = 6 Vmin 17 ns7
Pulse duration twTA = 25°C; CLR low; VCC = 2 Vmin 80 ns7
Pulse duration twSN74HC161; CLR low; VCC = 2 Vmin 100 ns7
Pulse duration twTA = 25°C; CLR low; VCC = 4.5 Vmin 16 ns7
Pulse duration twSN74HC161; CLR low; VCC = 4.5 Vmin 20 ns7
Pulse duration twTA = 25°C; CLR low; VCC = 6 Vmin 14 ns7
Pulse duration twSN74HC161; CLR low; VCC = 6 Vmin 17 ns7
Setup time before CLK↑ tsuTA = 25°C; A, B, C, or D; VCC = 2 Vmin 150 ns7
Setup time before CLK↑ tsuSN74HC161; A, B, C, or D; VCC = 2 Vmin 190 ns7
Setup time before CLK↑ tsuTA = 25°C; A, B, C, or D; VCC = 4.5 Vmin 30 ns7
Setup time before CLK↑ tsuSN74HC161; A, B, C, or D; VCC = 4.5 Vmin 38 ns7
Setup time before CLK↑ tsuTA = 25°C; A, B, C, or D; VCC = 6 Vmin 26 ns7
Setup time before CLK↑ tsuSN74HC161; A, B, C, or D; VCC = 6 Vmin 32 ns7
Setup time before CLK↑ tsuTA = 25°C; LOAD low; VCC = 2 Vmin 135 ns7
Setup time before CLK↑ tsuSN74HC161; LOAD low; VCC = 2 Vmin 170 ns7
Setup time before CLK↑ tsuTA = 25°C; LOAD low; VCC = 4.5 Vmin 27 ns7
Setup time before CLK↑ tsuSN74HC161; LOAD low; VCC = 4.5 Vmin 34 ns7
Setup time before CLK↑ tsuTA = 25°C; LOAD low; VCC = 6 Vmin 23 ns7
Setup time before CLK↑ tsuSN74HC161; LOAD low; VCC = 6 Vmin 29 ns7
Setup time before CLK↑ tsuTA = 25°C; ENP, ENT; VCC = 2 Vmin 170 ns7
Setup time before CLK↑ tsuSN74HC161; ENP, ENT; VCC = 2 Vmin 215 ns7
Setup time before CLK↑ tsuTA = 25°C; ENP, ENT; VCC = 4.5 Vmin 34 ns7
Setup time before CLK↑ tsuSN74HC161; ENP, ENT; VCC = 4.5 Vmin 43 ns7
Setup time before CLK↑ tsuTA = 25°C; ENP, ENT; VCC = 6 Vmin 29 ns7
Setup time before CLK↑ tsuSN74HC161; ENP, ENT; VCC = 6 Vmin 37 ns7
Setup time before CLK↑ tsuTA = 25°C; CLR inactive; VCC = 2 Vmin 125 ns7
Setup time before CLK↑ tsuSN74HC161; CLR inactive; VCC = 2 Vmin 155 ns7
Setup time before CLK↑ tsuTA = 25°C; CLR inactive; VCC = 4.5 Vmin 25 ns7
Setup time before CLK↑ tsuSN74HC161; CLR inactive; VCC = 4.5 Vmin 31 ns7
Setup time before CLK↑ tsuTA = 25°C; CLR inactive; VCC = 6 Vmin 21 ns7
Setup time before CLK↑ tsuSN74HC161; CLR inactive; VCC = 6 Vmin 26 ns7
Hold time, all synchronous inputs after CLK↑ thTA = 25°C; VCC = 2 Vmin 0 ns7
Hold time, all synchronous inputs after CLK↑ thSN74HC161; VCC = 2 Vmin 0 ns7
Hold time, all synchronous inputs after CLK↑ thTA = 25°C; VCC = 4.5 Vmin 0 ns7
Hold time, all synchronous inputs after CLK↑ thSN74HC161; VCC = 4.5 Vmin 0 ns7
Hold time, all synchronous inputs after CLK↑ thTA = 25°C; VCC = 6 Vmin 0 ns7
Hold time, all synchronous inputs after CLK↑ thSN74HC161; VCC = 6 Vmin 0 ns7
fmax fmaxTA = 25°C; VCC = 2 V; CL = 50 pFmin 6 · typ 14 MHz8
fmax fmaxSN74HC161; VCC = 2 V; CL = 50 pFmin 5 MHz8
fmax fmaxTA = 25°C; VCC = 4.5 V; CL = 50 pFmin 31 · typ 40 MHz8
fmax fmaxSN74HC161; VCC = 4.5 V; CL = 50 pFmin 25 MHz8
fmax fmaxTA = 25°C; VCC = 6 V; CL = 50 pFmin 36 · typ 44 MHz8
fmax fmaxSN74HC161; VCC = 6 V; CL = 50 pFmin 29 MHz8
tpd tpdTA = 25°C; CLK to RCO; VCC = 2 V; CL = 50 pFtyp 83 · max 215 ns8
tpd tpdSN74HC161; CLK to RCO; VCC = 2 V; CL = 50 pFmax 270 ns8
tpd tpdTA = 25°C; CLK to RCO; VCC = 4.5 V; CL = 50 pFtyp 24 · max 43 ns8
tpd tpdSN74HC161; CLK to RCO; VCC = 4.5 V; CL = 50 pFmax 54 ns8
tpd tpdTA = 25°C; CLK to RCO; VCC = 6 V; CL = 50 pFtyp 20 · max 37 ns8
tpd tpdSN74HC161; CLK to RCO; VCC = 6 V; CL = 50 pFmax 46 ns8
tpd tpdTA = 25°C; CLK to Any Q; VCC = 2 V; CL = 50 pFtyp 80 · max 205 ns8
tpd tpdSN74HC161; CLK to Any Q; VCC = 2 V; CL = 50 pFmax 255 ns8
tpd tpdTA = 25°C; CLK to Any Q; VCC = 4.5 V; CL = 50 pFtyp 25 · max 41 ns8
tpd tpdSN74HC161; CLK to Any Q; VCC = 4.5 V; CL = 50 pFmax 51 ns8
tpd tpdTA = 25°C; CLK to Any Q; VCC = 6 V; CL = 50 pFtyp 21 · max 35 ns8
tpd tpdSN74HC161; CLK to Any Q; VCC = 6 V; CL = 50 pFmax 43 ns8
tpd tpdTA = 25°C; ENT to RCO; VCC = 2 V; CL = 50 pFtyp 62 · max 195 ns8
tpd tpdSN74HC161; ENT to RCO; VCC = 2 V; CL = 50 pFmax 245 ns8
tpd tpdTA = 25°C; ENT to RCO; VCC = 4.5 V; CL = 50 pFtyp 17 · max 39 ns8
tpd tpdSN74HC161; ENT to RCO; VCC = 4.5 V; CL = 50 pFmax 49 ns8
tpd tpdTA = 25°C; ENT to RCO; VCC = 6 V; CL = 50 pFtyp 14 · max 33 ns8
tpd tpdSN74HC161; ENT to RCO; VCC = 6 V; CL = 50 pFmax 42 ns8
tPHL tPHLTA = 25°C; CLR to Any Q; VCC = 2 V; CL = 50 pFtyp 105 · max 210 ns8
tPHL tPHLSN74HC161; CLR to Any Q; VCC = 2 V; CL = 50 pFmax 265 ns8
tPHL tPHLTA = 25°C; CLR to Any Q; VCC = 4.5 V; CL = 50 pFtyp 21 · max 42 ns8
tPHL tPHLSN74HC161; CLR to Any Q; VCC = 4.5 V; CL = 50 pFmax 53 ns8
tPHL tPHLTA = 25°C; CLR to Any Q; VCC = 6 V; CL = 50 pFtyp 18 · max 36 ns8
tPHL tPHLSN74HC161; CLR to Any Q; VCC = 6 V; CL = 50 pFmax 45 ns8
tPHL tPHLTA = 25°C; CLR to RCO; VCC = 2 V; CL = 50 pFtyp 110 · max 220 ns8
tPHL tPHLSN74HC161; CLR to RCO; VCC = 2 V; CL = 50 pFmax 275 ns8
tPHL tPHLTA = 25°C; CLR to RCO; VCC = 4.5 V; CL = 50 pFtyp 22 · max 44 ns8
tPHL tPHLSN74HC161; CLR to RCO; VCC = 4.5 V; CL = 50 pFmax 55 ns8
tPHL tPHLTA = 25°C; CLR to RCO; VCC = 6 V; CL = 50 pFtyp 19 · max 37 ns8
tPHL tPHLSN74HC161; CLR to RCO; VCC = 6 V; CL = 50 pFmax 47 ns8
tt ttTA = 25°C; Any output; VCC = 2 V; CL = 50 pFtyp 38 · max 75 ns8
tt ttSN74HC161; Any output; VCC = 2 V; CL = 50 pFmax 95 ns8
tt ttTA = 25°C; Any output; VCC = 4.5 V; CL = 50 pFtyp 8 · max 15 ns8
tt ttSN74HC161; Any output; VCC = 4.5 V; CL = 50 pFmax 19 ns8
tt ttTA = 25°C; Any output; VCC = 6 V; CL = 50 pFtyp 6 · max 13 ns8
tt ttSN74HC161; Any output; VCC = 6 V; CL = 50 pFmax 16 ns8
Power dissipation capacitance CpdNo load; TA = 25°Ctyp 60 pF8
Clock frequency fclockApplication information; more than two ’HC161 devices cascaded together; TA = 25°C; VCC = 2 Vmax 3.6 MHz13
Clock frequency fclockApplication information; more than two ’HC161 devices cascaded together; SN74HC161; VCC = 2 Vmax 2.9 MHz13
Clock frequency fclockApplication information; more than two ’HC161 devices cascaded together; TA = 25°C; VCC = 4.5 Vmax 18 MHz13
Clock frequency fclockApplication information; more than two ’HC161 devices cascaded together; SN74HC161; VCC = 4.5 Vmax 14 MHz13
Clock frequency fclockApplication information; more than two ’HC161 devices cascaded together; TA = 25°C; VCC = 6 Vmax 21 MHz13
Clock frequency fclockApplication information; more than two ’HC161 devices cascaded together; SN74HC161; VCC = 6 Vmax 17 MHz13
Pulse duration, CLK high or low twApplication information; more than two ’HC161 devices cascaded together; TA = 25°C; VCC = 2 Vmin 140 ns13
Pulse duration, CLK high or low twApplication information; more than two ’HC161 devices cascaded together; SN74HC161; VCC = 2 Vmin 170 ns13
Pulse duration, CLK high or low twApplication information; more than two ’HC161 devices cascaded together; TA = 25°C; VCC = 4.5 Vmin 28 ns13
Pulse duration, CLK high or low twApplication information; more than two ’HC161 devices cascaded together; SN74HC161; VCC = 4.5 Vmin 36 ns13
Pulse duration, CLK high or low twApplication information; more than two ’HC161 devices cascaded together; TA = 25°C; VCC = 6 Vmin 24 ns13
Pulse duration, CLK high or low twApplication information; more than two ’HC161 devices cascaded together; SN74HC161; VCC = 6 Vmin 30 ns13
fmax fmaxMore than two ’HC161 devices cascaded together; TA = 25°C; VCC = 2 V; CL = 50 pFmin 3.6 MHz13
fmax fmaxMore than two ’HC161 devices cascaded together; SN74HC161; VCC = 2 V; CL = 50 pFmin 2.9 MHz13
fmax fmaxMore than two ’HC161 devices cascaded together; TA = 25°C; VCC = 4.5 V; CL = 50 pFmin 18 MHz13
fmax fmaxMore than two ’HC161 devices cascaded together; SN74HC161; VCC = 4.5 V; CL = 50 pFmin 14 MHz13
fmax fmaxMore than two ’HC161 devices cascaded together; TA = 25°C; VCC = 6 V; CL = 50 pFmin 21 MHz13
fmax fmaxMore than two ’HC161 devices cascaded together; SN74HC161; VCC = 6 V; CL = 50 pFmin 17 MHz13

Pins, by the datasheet

16
1 CLR
Active-low asynchronous clear sets all four flip-flop outputs low. · p. 1
2 CLK
Clock input triggers the four flip-flops on the rising edge. · p. 1
3 A
Parallel preset data input A. · p. 1
4 B
Parallel preset data input B. · p. 1
5 C
Parallel preset data input C. · p. 1
6 D
Parallel preset data input D. · p. 1
7 ENP
Count-enable input; ENP and ENT must both be high to count. · p. 1
8 GND
Ground. · p. 1
9 LOAD
Active-low synchronous load presets the outputs from the data inputs on the next clock pulse. · p. 1
10 ENT
Count-enable input that also enables the ripple-carry output. · p. 1
11 QD
Counter output QD. · p. 1
12 QC
Counter output QC. · p. 1
13 QB
Counter output QB. · p. 1
14 QA
Counter output QA. · p. 1
15 RCO
Ripple-carry output for cascading counters. · p. 1
16 VCC
Supply voltage. · p. 1

Ordering codes, by the datasheet

11
SN74HC161N
PDIP − N · Tube of 25; −40°C to 85°C · p. 1
SN74HC161D
SOIC − D · Tube of 40; −40°C to 85°C · p. 1
SN74HC161DR
SOIC − D · Reel of 2500; −40°C to 85°C · p. 1
SN74HC161DT
SOIC − D · Reel of 250; −40°C to 85°C · p. 1
SN74HC161NSR
SOP − NS · Reel of 2000; −40°C to 85°C · p. 1
SN74HC161PW
TSSOP − PW · Tube of 90; −40°C to 85°C · p. 1
SN74HC161PWR
TSSOP − PW · Reel of 2000; −40°C to 85°C · p. 1
SN74HC161PWT
TSSOP − PW · Reel of 250; −40°C to 85°C · p. 1
SNJ54HC161J
CDIP − J · Tube of 25; −55°C to 125°C · p. 1
SNJ54HC161W
CFP − W · Tube of 150; −55°C to 125°C · p. 1
SNJ54HC161FK
LCCC − FK · Tube of 55; −55°C to 125°C · p. 1

Parameters

18
Count Rate
36MHz
Current - Supply
80uA
Direction
Up Counter
Features
Cascade counter
Logic Type
Divide-by-2
Number of Elements
1
Operating Temperature
-40℃~+85℃
Output Current per Pin(Max)
25mA
Propagation Delay
35ns@6V,50pF
Reset
Asynchronous
Resolution
4
Rise Time
6ns
Series
74HC
Thermal Resistance(Junction to Ambient)
73℃/W
Timing
Synchronous
Trigger Type
Rising Edge
Voltage - Supply
2V~6V
Voltage - Supply(Absolute Max)
7V

Order codes

3

Pinout

16
The pins of the SN74HC161D
PinNameType
1MRInput
2CPInput
3D0Input
4D1Input
5D2Input
6D3Input
7CEPInput
8GNDPower in
9PEInput
10CETInput
11Q3Output
12Q2Output
13Q1Output
14Q0Output
15TCOutput
16VCCPower in

Show this part on your page

A live frame, for any web page
<iframe src="https://pcbkit.io/embed/parts/ti/SN74HC161D" title="SN74HC161D in PCBKit" width="100%" height="480" style="border:0;border-radius:12px" allow="fullscreen" loading="lazy"></iframe>
A picture
<img src="https://pcbkit.io/embed/parts/ti/SN74HC161D.jpg" alt="SN74HC161D" width="1200" height="900">
A picture that opens the part, for a README
[![SN74HC161D](https://pcbkit.io/embed/parts/ti/SN74HC161D.jpg?size=s)](https://pcbkit.io/parts/ti/SN74HC161D)

Questions

Is there a KiCad symbol and footprint for the SN74HC161D?

Yes. The symbol is 74xx:74LS161 and the footprint Package_SO:SOIC-16_3.9x9.9mm_P1.27mm, both drawn on this page. PCBKit places them on a board for you when you design with it.

What package is the SN74HC161D?

SOIC-16, with 16 pins. Its footprint is drawn on this page.

Where is the SN74HC161D datasheet?

Texas Instruments publishes it: the Datasheet link on this page opens it.

Where can I order the SN74HC161D?

JLCPCB lists it as part C6824, with 5,705 in stock; the sellers' links on this page open their listings.

What can replace the SN74HC161D?

Parts like it in the library: the CD4017BM96 by Texas Instruments, the HEF4060BT by Nexperia, the MC14060BD by onsemi and the CD4060BDTR(XBLW) by XBLW. Check their datasheets: a part that fits the footprint may still differ in its ratings.

Parts like it

8