Skip to the content
PCBKitNew board
M2GL025-FGG484I on a board, in 3D

M2GL025-FGG484I

Microchip Technology

-40℃~+100℃ 1.14V~2.625V 1130496bit 267 27696 IGLOO2 Supports SEU error detection and correction FPBGA-484 Programmable Logic Device (CPLDs/FPGAs) ROHS

Extended
DatasheetJLCPCBLCSCmicrochip/M2GL025-FGG484I
Category
Programmable Logic Device (CPLDs, FPGAs)
Package
FPBGA-484
Pins
484

Overview

The M2GL025-FGG484I is a programmable Logic Device made by Microchip Technology in a FPBGA-484 package with 484 pins. -40℃~+100℃ 1.14V~2.625V 1130496bit 267 27696 IGLOO2 Supports SEU error detection and correction FPBGA-484 Programmable Logic Device (CPLDs/FPGAs) ROHS.

PCBKit's library has its KiCad symbol (Logic:M2GL025T-1FGG484, from CERN's library) and its footprint (ICs And Semiconductors SMD_BGA:BGA484C100P22X22_2300X2300X240, from CERN's library), ready for a KiCad board. JLCPCB lists it (part C2613475).

Symbol

BANK 0DDRIO57PB0/MDDR_DM_RDQS0A10DDRIO58PB0/MDDR_DQS0B11DDRIO58NB0/MDDR_DQS0_NC11DDRIO51NB0/MDDR_DM_RDQS1G13DDRIO52PB0/GB8/CCC_NE0_CLKI3/MDDR_DQS1B13DDRIO52NB0/MDDR_DQS1_NC13DDRIO63NB0/MDDR_DM_RDQS_ECCD8DDRIO64PB0/MDDR_DQS_ECCC7DDRIO64NB0/MDDR_DQS_ECC_NB7DDRIO62PB0/MDDR_DQ_ECC1A7DDRIO62NB0/MDDR_DQ_ECC0A8DDRIO66PB0/MDDR_TMATCH_ECC_OUTE7DDRIO63PB0/MDDR_TMATCH_ECC_INE8DDRIO55NB0/MDDR_TMATCH_0_OUTF12DDRIO51PB0/MDDR_TMATCH_0_ING12DDRIO61PB0/CCC_NW1_CLKI3D9DDRIO66NB0/CCC_NW0_CLKI2F8DDRIO65PB0/GB0/CCC_NW0_CLKI3B6DDRIO65NB0/GB4/CCC_NW1_CLKI2A6DDRIO39PB0/MDDR_ODTC20DDRIO45PB0/MDDR_CLKA16DDRIO45NB0/MDDR_CLK_NA17DDRIO46PB0/MDDR_RESET_NE15DDRIO46NB0/MDDR_CAS_NF15DDRIO47PB0/MDDR_CKEB15DDRIO47NB0/MDDR_CS_NC15DDRIO48PB0/MDDR_RAS_NF14DDRIO48NB0/MDDR_WE_NG14DDRIO44PB0/MDDR_BA0A18DDRIO44NB0/MDDR_BA1A19DDRIO43PB0/MDDR_BA2C16DDRIO43NB0/MDDR_ADDR0B17DDRIO42PB0/MDDR_ADDR1D16DDRIO42NB0/MDDR_ADDR2E16DDRIO41PB0/MDDR_ADDR3C17DDRIO41NB0/MDDR_ADDR4C18DDRIO40PB0/MDDR_ADDR5B19DDRIO40NB0/MDDR_ADDR6A20DDRIO39NB0/MDDR_ADDR7C19DDRIO38PB0/MDDR_ADDR8E17DDRIO38NB0/MDDR_ADDR9F17DDRIO37PB0/MDDR_ADDR10A21DDRIO37NB0/MDDR_ADDR11B21DDRIO36PB0/MDDR_ADDR12E19DDRIO36NB0/MDDR_ADDR13D20DDRIO35PB0/MDDR_ADDR14D18DDRIO35NB0/MDDR_ADDR15E18DDRIO60PB0/MDDR_DQ0B9DDRIO60NB0/MDDR_DQ1A9DDRIO59PB0/MDDR_DQ2F10DDRIO59NB0/MDDR_DQ3E10DDRIO57NB0/MDDR_DQ4A11DDRIO56PB0/MDDR_DQ5D10DDRIO56NB0/MDDR_DQ6D11DDRIO55PB0/MDDR_DQ7E12DDRIO54PB0/MDDR_DQ8A12DDRIO54NB0/MDDR_DQ9A13DDRIO53PB0/CCC_NE0_CLKI2/MDDR_DQ10D12DDRIO53NB0/MDDR_DQ11D13DDRIO50PB0/GB12/CCC_NE1_CLKI2/MDDR_DQ12A14DDRIO50NB0/MDDR_DQ13A15DDRIO49PB0/CCC_NE1_CLKI3/MDDR_DQ14D14DDRIO49NB0/MDDR_DQ15E13DDRIO61NB0C9DDRIO77PB0C5DDRIO77NB0D6DDRIO78PB0B5DDRIO78NB0A5DDRIO79PB0A4DDRIO79NB0A3
Logic:M2GL025T-1FGG484From CERN's library

Footprint

A1A2A3A4A5A6A7A8A9A10A11A12A13A14A15A16A17A18A19A20A21A22AA1AA2AA3AA4AA5AA6AA7AA8AA9AA10AA11AA12AA13AA14AA15AA16AA17AA18AA19AA20AA21AA22AB1AB2AB3AB4AB5AB6AB7AB8AB9AB10AB11AB12AB13AB14AB15AB16AB17AB18AB19AB20AB21AB22B1B2B3B4B5B6B7B8B9B10B11B12B13B14B15B16B17B18B19B20B21B22C1C2C3C4C5C6C7C8C9C10C11C12C13C14C15C16C17C18C19C20C21C22D1D2D3D4D5D6D7D8D9D10D11D12D13D14D15D16D17D18D19D20D21D22E1E2E3E4E5E6E7E8E9E10E11E12E13E14E15E16E17E18E19E20E21E22F1F2F3F4F5F6F7F8F9F10F11F12F13F14F15F16F17F18F19F20F21F22G1G2G3G4G5G6G7G8G9G10G11G12G13G14G15G16G17G18G19G20G21G22H1H2H3H4H5H6H7H8H9H10H11H12H13H14H15H16H17H18H19H20H21H22J1J2J3J4J5J6J7J8J9J10J11J12J13J14J15J16J17J18J19J20J21J22K1K2K3K4K5K6K7K8K9K10K11K12K13K14K15K16K17K18K19K20K21K22L1L2L3L4L5L6L7L8L9L10L11L12L13L14L15L16L17L18L19L20L21L22M1M2M3M4M5M6M7M8M9M10M11M12M13M14M15M16M17M18M19M20M21M22N1N2N3N4N5N6N7N8N9N10N11N12N13N14N15N16N17N18N19N20N21N22P1P2P3P4P5P6P7P8P9P10P11P12P13P14P15P16P17P18P19P20P21P22R1R2R3R4R5R6R7R8R9R10R11R12R13R14R15R16R17R18R19R20R21R22T1T2T3T4T5T6T7T8T9T10T11T12T13T14T15T16T17T18T19T20T21T22U1U2U3U4U5U6U7U8U9U10U11U12U13U14U15U16U17U18U19U20U21U22V1V2V3V4V5V6V7V8V9V10V11V12V13V14V15V16V17V18V19V20V21V22W1W2W3W4W5W6W7W8W9W10W11W12W13W14W15W16W17W18W19W20W21W22Y1Y2Y3Y4Y5Y6Y7Y8Y9Y10Y11Y12Y13Y14Y15Y16Y17Y18Y19Y20Y21Y22
ICs And Semiconductors SMD_BGA:BGA484C100P22X22_2300X2300X240From CERN's library

Parameters

7
Features
Supports SEU error detection and correction
Number of I/O
267
Number of Logic Elements/Blocks
27696
Operating Temperature
-40℃~+100℃
Series
IGLOO2
Total RAM capacity
1130496bit
Voltage - Supply
1.14V~2.625V

Order codes

2

Pinout

484
The pins of the M2GL025-FGG484I
PinNameType
A1VSSPower in
A2MSIO85NB7Input/output
A3DDRIO79NB0Input/output
A4DDRIO79PB0Input/output
A5DDRIO78NB0Input/output
A6DDRIO65NB0/GB4/CCC_NW1_CLKI2Input/output
A7DDRIO62PB0/MDDR_DQ_ECC1Input/output
A8DDRIO62NB0/MDDR_DQ_ECC0Input/output
A9DDRIO60NB0/MDDR_DQ1Input/output
A10DDRIO57PB0/MDDR_DM_RDQS0Input/output
A11DDRIO57NB0/MDDR_DQ4Input/output
A12DDRIO54PB0/MDDR_DQ8Input/output
A13DDRIO54NB0/MDDR_DQ9Input/output
A14DDRIO50PB0/GB12/CCC_NE1_CLKI2/MDDR_DQ12Input/output
A15DDRIO50NB0/MDDR_DQ13Input/output
A16DDRIO45PB0/MDDR_CLKInput/output
A17DDRIO45NB0/MDDR_CLK_NInput/output
A18DDRIO44PB0/MDDR_BA0Input/output
A19DDRIO44NB0/MDDR_BA1Input/output
A20DDRIO40NB0/MDDR_ADDR6Input/output
A21DDRIO37PB0/MDDR_ADDR10Input/output
A22VSSPower in
AA1VSSPower in
AA2SERDES_0_TXD0_NInput
AA3VSSPower in
AA4SERDES_0_TXD1_NInput
AA5VSSPower in
AA6SERDES_0_TXD2_NInput
AA7VSSPower in
AA8SERDES_0_TXD3_NInput
AA9VSSPower in
AA10MSIO122PB4Input/output
AA11MSIO124PB4Input/output
AA12MSIO127PB4Input/output
AA13MSIO130PB4/VCCC_SE0_CLKIInput/output
AA14VSSPower in
AA15MSIO134NB4Input/output
AA16MSIO138PB4Input/output
AA17MSIO138NB4Input/output
AA18MSIO137NB4Input/output
AA19VDDI4Power in
AA20VPPPower in
AA21XTLOSC_MAIN_EXTALInput
AA22JTAGSELInput
AB1VSSPower in
AB2SERDES_0_TXD0_PInput
AB3VSSPower in
AB4SERDES_0_TXD1_PInput
AB5VSSPower in
AB6SERDES_0_TXD2_PInput
AB7VSSPower in
AB8SERDES_0_TXD3_PInput
AB9VSSPower in
AB10MSIO122NB4Input/output
AB11MSIO124NB4Input/output
AB12VDDI4Power in
AB13MSIO129PB4/CCC_SW1_CLKI3Input/output
AB14MSIO129NB4Input/output
AB15MSIO134PB4/VCCC_SE1_CLKIInput/output
AB16VSSPower in
AB17MSIO137PB4Input/output
AB18MSIO142PB4Input/output
AB19MSIO142NB4Input/output
AB20VPPPower in
AB21XTLOSC_MAIN_XTALInput
AB22VSSPower in
B1MSIO87NB7Input/output
B2MSIO85PB7Input/output
B3MSIO81NB7Input/output
B4VSSPower in
B5DDRIO78PB0Input/output
B6DDRIO65PB0/GB0/CCC_NW0_CLKI3Input/output
B7DDRIO64NB0/MDDR_DQS_ECC_NInput/output
B8VDDI0Power in
B9DDRIO60PB0/MDDR_DQ0Input/output
B10VSSPower in
B11DDRIO58PB0/MDDR_DQS0Input/output
B12VDDI0Power in
B13DDRIO52PB0/GB8/CCC_NE0_CLKI3/MDDR_DQS1Input/output
B14VSSPower in
B15DDRIO47PB0/MDDR_CKEInput/output
B16VDDI0Power in
B17DDRIO43NB0/MDDR_ADDR0Input/output
B18VSSPower in
B19DDRIO40PB0/MDDR_ADDR5Input/output
B20VDDI0Power in
B21DDRIO37NB0/MDDR_ADDR11Input/output
B22MSIO33NB1Input/output
C1MSIO87PB7Input/output
C2VDDI7Power in
C3MSIO81PB7Input/output
C4MSIO80PB7Input/output
C5DDRIO77PB0Input/output
C6VDDI0Power in
C7DDRIO64PB0/MDDR_DQS_ECCInput/output
C8VSSPower in
C9DDRIO61NB0Input/output
C10VDDI0Power in
C11DDRIO58NB0/MDDR_DQS0_NInput/output
C12VSSPower in
C13DDRIO52NB0/MDDR_DQS1_NInput/output
C14VDDI0Power in
C15DDRIO47NB0/MDDR_CS_NInput/output
C16DDRIO43PB0/MDDR_BA2Input/output
C17DDRIO41PB0/MDDR_ADDR3Input/output
C18DDRIO41NB0/MDDR_ADDR4Input/output
C19DDRIO39NB0/MDDR_ADDR7Input/output
C20DDRIO39PB0/MDDR_ODTInput/output
C21VSSPower in
C22MSIO33PB1Input/output
D1MSIO88PB7Input/output
D2MSIO88NB7Input/output
D3MSIO84PB7Input/output
D4MSIO84NB7Input/output
D5MSIO80NB7Input/output
D6DDRIO77NB0Input/output
D7MDDR_IMP_CALIBInput
D8DDRIO63NB0/MDDR_DM_RDQS_ECCInput/output
D9DDRIO61PB0/CCC_NW1_CLKI3Input/output
D10DDRIO56PB0/MDDR_DQ5Input/output
D11DDRIO56NB0/MDDR_DQ6Input/output
D12DDRIO53PB0/CCC_NE0_CLKI2/MDDR_DQ10Input/output
D13DDRIO53NB0/MDDR_DQ11Input/output
D14DDRIO49PB0/CCC_NE1_CLKI3/MDDR_DQ14Input/output
D15VSSPower in
D16DDRIO42PB0/MDDR_ADDR1Input/output
D17VDDI0Power in
D18DDRIO35PB0/MDDR_ADDR14Input/output
D19VSSPower in
D20DDRIO36NB0/MDDR_ADDR13Input/output
D21MSI32NB1Input/output
D22FLASH_GOLDEN_NInput
E1MSIO89PB7Input/output
E2MSIO89NB7Input/output
E3VSSPower in
E4MSIO86PB7Input/output
E5MSIO86NB7Input/output
E6VSSPower in
E7DDRIO66PB0/MDDR_TMATCH_ECC_OUTInput/output
E8DDRIO63PB0/MDDR_TMATCH_ECC_INInput/output
E9VSSPower in
E10DDRIO59NB0/MDDR_DQ3Input/output
E11VDDI0Power in
E12DDRIO55PB0/MDDR_DQ7Input/output
E13DDRIO49NB0/MDDR_DQ15Input/output
E14VSSPower in
E15DDRIO46PB0/MDDR_RESET_NInput/output
E16DDRIO42NB0/MDDR_ADDR2Input/output
E17DDRIO38PB0/MDDR_ADDR8Input/output
E18DDRIO35NB0/MDDR_ADDR15Input/output
E19DDRIO36PB0/MDDR_ADDR12Input/output
E20VDDI1Power in
E21MSIO31NB1Input/output
E22MSIO31PB1Input/output
F1VDDI7Power in
F2MSIO94NB7Input/output
F3MSIO90PB7Input/output
F4MSIO90NB7Input/output
F5MSIO83PB7Input/output
F6MSIO83NB7Input/output
F7VDDI0Power in
F8DDRIO66NB0/CCC_NW0_CLKI2Input/output
F9VDDI0Power in
F10DDRIO59PB0/MDDR_DQ2Input/output
F11VSSPower in
F12DDRIO55NB0/MDDR_TMATCH_0_OUTInput/output
F13VDDI0Power in
F14DDRIO48PB0/MDDR_RAS_NInput/output
F15DDRIO46NB0/MDDR_CAS_NInput/output
F16VSSPower in
F17DDRIO38NB0/MDDR_ADDR9Input/output
F18MSIO30NB1Input/output
F19MSIO30PB1Input/output
F20MSIO29NB1Input/output
F21MSIO29PB1Input/output
F22VDDI1Power in
G1MSIO96NB7Input/output
G2MSIO94PB7Input/output
G3MSIO95NB7Input/output
G4VDDI7Power in
G5MSIO82PB7Input/output
G6MSIO82NB7Input/output
G7MSIO91NB7Input/output
G8CCC_NW1_PLL_VSSAPower in
G9CCC_NW1_PLL_VDDAPower in
G10VREF0Power in
G11VREF0Power in
G12DDRIO51PB0/MDDR_TMATCH_0_INInput/output
G13DDRIO51NB0/MDDR_DM_RDQS1Input/output
G14DDRIO48NB0/MDDR_WE_NInput/output
G15VREF0Power in
G16MSIO34NB1Input/output
G17MSIO34PB1Input/output
G18MSIO28NB1Input/output
G19MSIO28PB1/GB14/VCCC_SE1_CLKIInput/output
G20VSSPower in
G21MSIO26NB1Input/output
G22MSIO26PB1/CCC_NE1_CLKI1Input/output
H1MSIO96PB7/GB6/CCC_NW1_CLKI1Input/output
H2VSSPower in
H3MSIO95PB7Input/output
H4MSIO93PB7Input/output
H5MSIO93NB7Input/output
H6MSIO92PB7Input/output
H7MSIO91PB7Input/output
H8CCC_NW0_PLL_VDDAPower in
H9VSSPower in
H10VDDPower in
H11VSSPower in
H12VDDI0Power in
H13VSSPower in
H14VDDI0Power in
H15CCC_NE0_PLL_VDDAPower in
H16HPMS_MDDR_PLL_VDDAPower in
H17HPMS_MDDR_PLL_VSSAPower in
H18VDDI1Power in
H19MSIO27NB1Input/output
H20MSIO27PB1/GB10/VCCC_SE0_CLKIInput/output
H21MSIO24NB1Input/output
H22MSIO24PB1Input/output
J1MSIO98PB7/CCC_NW1_CLKI0Input/output
J2MSIO98NB7Input/output
J3MSIO97PB7/GB2/CCC_NW0_CLKI1Input/output
J4MSIO97NB7Input/output
J5VSSPower in
J6MSIO92NB7Input/output
J7VDDI7Power in
J8CCC_NW0_PLL_VSSAPower in
J9VDDPower in
J10VSSPower in
J11VDDPower in
J12VSSPower in
J13VDDPower in
J14VSSPower in
J15CCC_NE0_PLL_VSSAPower in
J16CCC_NE1_PLL_VSSAPower in
J17CCC_NE1_PLL_VDDAPower in
J18MSIO23NB2Input/output
J19MSIO25NB1Input/output
J20MSIO25PB1/CCC_NE0_CLKI1Input/output
J21VDDI1Power in
J22MSIO20NB2/GB13/VCCC_SE1_CLKIInput/output
K1MSIOD103PB6/CCC_SW0_CLKI0Input/output
K2MSIOD103NB6Input/output
K3VDDI6Power in
K4MSIOD100PB6/GB5/CCC_SW1_CLKI1Input/output
K5MSIOD100NB6Input/output
K6MSIO99PB7/CCC_NW0_CLKI0Input/output
K7MSIO99NB7Input/output
K8MSIOD101PB6/GB1/CCC_SW0_CLKI1Input/output
K9VSSPower in
K10VDDPower in
K11VSSPower in
K12VDDPower in
K13VSSPower in
K14VDDPower in
K15MSIO21NB2Input/output
K16MSIO22NB2Input/output
K17MSIO22PB2Input/output
K18MSIO23PB2Input/output
K19VSSPower in
K20MSIO19NB2Input/output
K21MSIO19PB2Input/output
K22MSIO20PB2/GB9/VCCC_SE0_CLKIInput/output
L1VSSPower in
L2MSIOD104PB6Input/output
L3MSIOD104NB6Input/output
L4MSIOD105PB6Input/output
L5MSIOD105NB6Input/output
L6VDDI6Power in
L7MSIOD102NB6Input/output
L8MSIOD101NB6Input/output
L9VDDPower in
L10VSSPower in
L11VDDPower in
L12VSSPower in
L13VDDPower in
L14VSSPower in
L15VPPPower in
L16MSIO21PB2Input/output
L17VDDI2Power in
L18MSIO18NB2Input/output
L19MSIO18PB2Input/output
L20MSIO17NB2Input/output
L21MSIO17PB2Input/output
L22VSSPower in
M1MSIOD110NB6Input/output
M2MSIOD108NB6Input/output
M3MSIOD108PB6Input/output
M4VSSPower in
M5MSIOD106PB6Input/output
M6MSIOD106NB6Input/output
M7MSIOD102PB6/CCC_SW1_CLKI0Input/output
M8MSIOD113NB6Input/output
M9VSSPower in
M10VDDPower in
M11VSSPower in
M12VDDPower in
M13VSSPower in
M14VDDPower in
M15VPPNVMPower in
M16MSIO14PB2Input/output
M17MSIO14NB2Input/output
M18MSIO15PB2Input/output
M19MSIO15NB2Input/output
M20VDDI2Power in
M21MSIO16PB2Input/output
M22MSIO16NB2Input/output
N1MSIOD110PB6Input/output
N2VDDI6Power in
N3MSIOD109PB6Input/output
N4MSIOD109NB6Input/output
N5MSIOD107PB6Input/output
N6MSIOD107NB6Input/output
N7VSSPower in
N8MSIOD113PB6Input/output
N9VDDPower in
N10VSSPower in
N11VDDPower in
N12VSSPower in
N13VDDPower in
N14VSSPower in
N15VSSNVMPower in
N16MSIO8PB2Input/output
N17MSIO8NB2Input/output
N18VSSPower in
N19MSIO12PB2/SPI_0_CLKInput/output
N20MSIO12NB2/SPI_0_SDIInput/output
N21MSIO13PB2/SPI_0_SDOInput/output
N22MSIO13NB2/SPI_0_SS0Input/output
P1MSIOD112PB6Input/output
P2MSIOD112NB6Input/output
P3MSIOD111NB6Input/output
P4MSIOD111PB6Input/output
P5VDDI6Power in
P6MSIOD114PB6Input/output
P7MSIOD114NB6Input/output
P8SERDES_0_VDDPower in
P9VSSPower in
P10VDDPower in
P11VSSPower in
P12VDDPower in
P13VSSPower in
P14VDDPower in
P15VPPPower in
P16MSIO7NB2Input/output
P17MSIO6PB2Input/output
P18MSIO6NB2Input/output
P19SC_SPI_SDOOutput
P20SC_SPI_SSOutput
P21VSSPower in
P22MSIO11PB2/CCC_NE0_CLKI0Input/output
R1MSIOD115NB6Input/output
R2MSIOD115PB6Input/output
R3MSIOD116PB6Input/output
R4MSIOD116NB6Input/output
R5VSSPower in
R6CCC_SW0_PLL_VSSAPower in
R7CCC_SW1_PLL_VDDAPower in
R8SERDES_0_L01_VDDAIOPower in
R9VSSPower in
R10VSSPower in
R11VDDPower in
R12VSSPower in
R13VDDPower in
R14VSSPower in
R15DEVRST_NInput
R16MSIO7PB2Input/output
R17MSIO1PB2Input/output
R18MSIO1NB2Input/output
R19VDDI2Power in
R20SC_SPI_CLKOutput
R21SC_SPI_SDIInput
R22MSIO11NB2/CCC_NE1_CLKI0Input/output
T1MSIOD118NB5/SERDES_0_REFCLK0_NInput/output
T2VSSPower in
T3MSIOD117NB6Input/output
T4MSIOD117PB6Input/output
T5CCC_SW0_PLL_VDDAPower in
T6SERDES_0_PLL_VSSAPower in
T7CCC_SW1_PLL_VSSAPower in
T8SERDES_0_PLL_VDDAPower in
T9SERDES_0_VDDPower in
T10SERDES_0_L23_VDDAIOPower in
T11NCPassive
T12NCPassive
T13MSIO131NB4Input/output
T14VDDI4Power in
T15VSSPower in
T16MSIO143NB4Input/output
T17VSSPower in
T18MSIO2PB2Input/output
T19MSIO2NB2Input/output
T20MSIO5PB2Input/output
T21MSIO5NB2Input/output
T22VDDI2Power in
U1MSIOD118PB5/SERDES_0_REFCLK0_PInput/output
U2VDDI5Power in
U3MSIOD119PB5/SERDES_0_REFCLK1_PInput/output
U4MSIOD119NB5/SERDES_0_REFCLK1_NInput/output
U5SERDES_0_L01_REXTPower in
U6SERDES_0_L01_REFRETPower in
U7SERDES_0_L01_VDDAPLLPower in
U8SERDES_0_L23_VDDAPLLPower in
U9VPPPower in
U10MSIO123PB4Input/output
U11MSIO123NB4Input/output
U12VSSPower in
U13MSIO131PB4/GB11/VCCC_SE0_CLKIInput/output
U14MSIO136PB4Input/output
U15MSIO136NB4Input/output
U16MSIO143PB4Input/output
U17MSIO144NB4Input/output
U18MSIO146NB4Input/output
U19MSIO0PB2Input/output
U20VSSPower in
U21MSIO4NB2Input/output
U22MSIO4PB2Input/output
V1VSSPower in
V2VSSPower in
V3VSSPower in
V4VSSPower in
V5VSSPower in
V6VSSPower in
V7VSSPower in
V8SERDES_0_L23_REXTPower in
V9SERDES_0_L23_REFRETPower in
V10VDDI4Power in
V11MSIO125PB4/GB3/CCC_SW0_CLKI3Input/output
V12MSIO128NB4Input/output
V13MSIO132PB4Input/output
V14MSIO132NB4Input/output
V15VSSPower in
V16MSIO139NB4Input/output
V17MSIO144PB4Input/output
V18MSIO146PB4Input/output
V19MSIO0NB2Input/output
V20JTAG_TMSInput
V21MSIO3NB2Input/output
V22MSIO3PB2Input/output
W1SERDES_0_RXD0_PInput
W2VSSPower in
W3SERDES_0_RXD1_PInput
W4VSSPower in
W5SERDES_0_RXD2_PInput
W6VSSPower in
W7SERDES_0_RXD3_PInput
W8VSSPower in
W9MSIO120PB4Input/output
W10MSIO121PB4/PROBE_AInput/output
W11MSIO125NB4/GB7/CCC_SW1_CLKI2Input/output
W12MSIO128PB4Input/output
W13VDDI4Power in
W14MSIO133NB4Input/output
W15MSIO135NB4Input/output
W16MSIO139PB4Input/output
W17MSIO140NB4Input/output
W18VSSPower in
W19MSIO145NB4Input/output
W20JTAG_TCKInput
W21VDDI3Power in
W22JTAG_TDIInput
Y1SERDES_0_RXD0_NInput
Y2VSSPower in
Y3SERDES_0_RXD1_NInput
Y4VSSPower in
Y5SERDES_0_RXD2_NInput
Y6VSSPower in
Y7SERDES_0_RXD3_NInput
Y8VSSPower in
Y9MSIO120NB4/CCC_SW0_CLKI2Input/output
Y10MSIO121NB4/PROBE_BInput/output
Y11VSSPower in
Y12MSIO127NB4Input/output
Y13MSIO130NB4Input/output
Y14MSIO133PB4/GB15/VCCC_SE1_CLKIInput/output
Y15MSIO135PB4Input/output
Y16VDDI4Power in
Y17MSIO140PB4Input/output
Y18MSIO141PB4Input/output
Y19MSIO141NB4Input/output
Y20MSIO145PB4Input/output
Y21JTAG_TDOOutput
Y22JTAG_TRSTBInput

Show this part on your page

A live frame, for any web page
<iframe src="https://pcbkit.io/embed/parts/microchip/M2GL025-FGG484I" title="M2GL025-FGG484I in PCBKit" width="100%" height="480" style="border:0;border-radius:12px" allow="fullscreen" loading="lazy"></iframe>
A picture
<img src="https://pcbkit.io/embed/parts/microchip/M2GL025-FGG484I.jpg" alt="M2GL025-FGG484I" width="1200" height="900">
A picture that opens the part, for a README
[![M2GL025-FGG484I](https://pcbkit.io/embed/parts/microchip/M2GL025-FGG484I.jpg?size=s)](https://pcbkit.io/parts/microchip/M2GL025-FGG484I)

Questions

Is there a KiCad symbol and footprint for the M2GL025-FGG484I?

Yes. The symbol is Logic:M2GL025T-1FGG484 and the footprint ICs And Semiconductors SMD_BGA:BGA484C100P22X22_2300X2300X240, both drawn on this page. PCBKit places them on a board for you when you design with it.

What package is the M2GL025-FGG484I?

FPBGA-484, with 484 pins. Its footprint is drawn on this page.

Where is the M2GL025-FGG484I datasheet?

Microchip Technology publishes it: the Datasheet link on this page opens it.

Where can I order the M2GL025-FGG484I?

JLCPCB lists it as part C2613475, with 0 in stock; the sellers' links on this page open their listings.

What can replace the M2GL025-FGG484I?

Parts like it in the library: the XC6SLX45-2FGG484C by AMD/XILINX, the XC7Z020-1CLG484I by AMD/XILINX, the EP4CE75U19I7N by Intel/Altera and the PGL50G-6IFBG484 by Pangomicro. Check their datasheets: a part that fits the footprint may still differ in its ratings.

Parts like it

8