25AA080AT-I/SN
Microchip TechnologyExtended
-40℃~+85℃ 1,000,000 cycles 1.8V~5.5V 10MHz 200 Years 5ms 8Kbit Hardware write protection function、Built-in write enable latch (WEL)、Power-down/Power-up protection circuit SPI SOIC-8 EEPROM ROHS
- Part id
- microchip/25AA080AT-I/SN
- Category
- EEPROM
- Package
- SOIC-8
- Pins
- 8
- In stock
- 48 at JLCPCB (C615739)
Overview
The 25AA080AT-I/SN is an EEPROM made by Microchip Technology in a SOIC-8 package with 8 pins. -40℃~+85℃ 1,000,000 cycles 1.8V~5.5V 10MHz 200 Years 5ms 8Kbit Hardware write protection function、Built-in write enable latch (WEL)、Power-down/Power-up protection circuit SPI SOIC-8 EEPROM ROHS.
PCBKit's library has its KiCad symbol (EasyEDA_Cloud:CAT25C128S, from EasyEDA) and its footprint (Package_SO:SOIC-8_3.9x4.9mm_P1.27mm, from KiCad's library), ready for a KiCad board. 48 are in stock at JLCPCB (part C615739).
Symbol
Footprint
From the datasheet
9- Supply, least
- 1.8 V · VCC, recommended operating min · p. 1
- Supply, most
- 5.5 V · VCC, recommended operating max · p. 1
- Supply, absolute maximum
- 7 V · VCC, absolute max · p. 2
- Works from
- -40 °C · Industrial operating ambient min · p. 1
- Works up to
- 85 °C · Industrial operating ambient max · p. 1
- Takes working
- 6 mA · VCC read current max, 5.5 V, 10 MHz, SO open · p. 2
- Takes at most
- 6 mA · VCC read current max, 5.5 V, 10 MHz, SO open · p. 2
- Takes asleep
- 5 µA · Standby current max, CS = VCC = 5.5 V · p. 2
- Takes asleep
- 1 µA · Standby current max, CS = VCC = 2.5 V · p. 2
What it is and has
15- Memory
- 8K SPI Bus Serial EEPROM · p. 1
- Memory organization
- 1024 x 8-bit · p. 1
- Page size
- 16 byte · p. 1
- Maximum clock
- 10 MHz · p. 1
- Write cycle time
- 5 ms max. · p. 1
- Write operation
- Self-timed ERASE and WRITE cycles · p. 1
- Block write protection
- Protect none, 1/4, 1/2 or all of array · p. 1
- Protection
- Power-on/off data protection circuitry · p. 1
- Protection
- Write enable latch · p. 1
- Protection
- Write-protect pin · p. 1
- Read operation
- Sequential read · p. 1
- Endurance
- 1,000,000 erase/write cycles · p. 1
- Data retention
- > 200 years · p. 1
- ESD protection
- > 4000V · p. 1
- Compliance
- Pb-free and RoHS compliant · p. 1
Specifications
64| Parameter | Conditions | As printed | Page |
|---|---|---|---|
| VCC VCC | max 7 V | 2 | |
| All inputs and outputs w.r.t. VSS | Maximum: VCC +1.0V | min -0.6 V | 2 |
| Storage temperature | min -65 · max 150 °C | 2 | |
| Ambient temperature under bias | min -65 · max 125 °C | 2 | |
| ESD protection on all pins | max 4 kV | 2 | |
| High-level input voltage VIH1 | VCC ≥ 2.7V (Note); maximum VCC +1 | min 2 V | 2 |
| Low-level input voltage VIL1 | VCC ≥ 2.7V (Note) | min -0.3 · max 0.8 V | 2 |
| Low-level input voltage VIL2 | VCC < 2.7V (Note); maximum 0.2 VCC | min -0.3 V | 2 |
| Low-level output voltage VOL | IOL = 2.1 mA | max 0.4 V | 2 |
| Low-level output voltage VOL | IOL = 1.0 mA, VCC < 2.5V | max 0.2 V | 2 |
| Input leakage current ILI | CS = VCC, VIN = VSS TO VCC; maximum listed as ±1 | max 1 uA | 2 |
| Output leakage current ILO | CS = VCC, VOUT = VSS TO VCC; maximum listed as ±1 | max 1 uA | 2 |
| Internal Capacitance (all inputs and outputs) CINT | TAMB = 25°C, CLK = 1.0 MHz, VCC = 5.0V (Note) | max 7 pF | 2 |
| Operating Current ICC Read | VCC = 5.5V; FCLK = 10.0 MHz; SO = Open | max 6 mA | 2 |
| Operating Current ICC Read | VCC = 2.5V; FCLK = 5.0 MHz; SO = Open | max 2.5 mA | 2 |
| Operating Current ICC Write | VCC = 5.5V | max 3 mA | 2 |
| Standby Current Iccs | CS = VCC = 5.5V, Inputs tied to VCC or VSS, TAMB = -40°C TO +125°C | max 5 uA | 2 |
| Standby Current Iccs | CS = VCC = 2.5V, Inputs tied to VCC or VSS, TAMB = -40°C TO +85°C | max 1 uA | 2 |
| Clock Frequency FCLK | 4.5V ≤ VCC ≤ 5.5V | max 10 MHz | 3 |
| Clock Frequency FCLK | 2.5V ≤ VCC < 4.5V | max 5 MHz | 3 |
| Clock Frequency FCLK | 1.8V ≤ VCC < 2.5V | max 3 MHz | 3 |
| CS Setup Time TCSS | 4.5V ≤ VCC ≤ 5.5V | min 50 ns | 3 |
| CS Setup Time TCSS | 2.5V ≤ VCC < 4.5V | min 100 ns | 3 |
| CS Setup Time TCSS | 1.8V ≤ VCC < 2.5V | min 150 ns | 3 |
| CS Hold Time TCSH | 4.5V ≤ VCC ≤ 5.5V | min 100 ns | 3 |
| CS Hold Time TCSH | 2.5V ≤ VCC < 4.5V | min 200 ns | 3 |
| CS Hold Time TCSH | 1.8V ≤ VCC < 2.5V | min 250 ns | 3 |
| CS Disable Time TCSD | min 50 ns | 3 | |
| Data Setup Time Tsu | 4.5V ≤ VCC ≤ 5.5V | min 10 ns | 3 |
| Data Setup Time Tsu | 2.5V ≤ VCC < 4.5V | min 20 ns | 3 |
| Data Setup Time Tsu | 1.8V ≤ VCC < 2.5V | min 30 ns | 3 |
| Data Hold Time THD | 4.5V ≤ VCC ≤ 5.5V | min 20 ns | 3 |
| Data Hold Time THD | 2.5V ≤ VCC < 4.5V | min 40 ns | 3 |
| Data Hold Time THD | 1.8V ≤ VCC < 2.5V | min 50 ns | 3 |
| CLK Rise Time TR | Note 1 | max 500 ns | 3 |
| CLK Fall Time TF | Note 1 | max 500 ns | 3 |
| Clock High Time THI | 4.5V ≤ VCC ≤ 5.5V | min 50 ns | 3 |
| Clock High Time THI | 2.5V ≤ VCC < 4.5V | min 100 ns | 3 |
| Clock High Time THI | 1.8V ≤ VCC < 2.5V | min 150 ns | 3 |
| Clock Low Time TLO | 4.5V ≤ VCC ≤ 5.5V | min 50 ns | 3 |
| Clock Low Time TLO | 2.5V ≤ VCC < 4.5V | min 100 ns | 3 |
| Clock Low Time TLO | 1.8V ≤ VCC < 2.5V | min 150 ns | 3 |
| Clock Delay Time TCLD | min 50 ns | 3 | |
| Clock Enable Time TCLE | min 50 ns | 3 | |
| Output Valid from Clock Low TV | 4.5V ≤ VCC ≤ 5.5V | max 50 ns | 3 |
| Output Valid from Clock Low TV | 2.5V ≤ VCC < 4.5V | max 100 ns | 3 |
| Output Valid from Clock Low TV | 1.8V ≤ VCC < 2.5V | max 160 ns | 3 |
| Output Hold Time THO | Note 1 | min 0 ns | 3 |
| Output Disable Time TDIS | 4.5V ≤ VCC ≤ 5.5V (Note 1) | max 40 ns | 3 |
| Output Disable Time TDIS | 2.5V ≤ VCC < 4.5V (Note 1) | max 80 ns | 3 |
| Output Disable Time TDIS | 1.8V ≤ VCC < 2.5V (Note 1) | max 160 ns | 3 |
| HOLD Setup Time THS | 4.5V ≤ VCC ≤ 5.5V | min 20 ns | 3 |
| HOLD Setup Time THS | 2.5V ≤ VCC < 4.5V | min 40 ns | 3 |
| HOLD Setup Time THS | 1.8V ≤ VCC < 2.5V | min 80 ns | 3 |
| HOLD Hold Time THH | 4.5V ≤ VCC ≤ 5.5V | min 20 ns | 4 |
| HOLD Hold Time THH | 2.5V ≤ VCC < 4.5V | min 40 ns | 4 |
| HOLD Hold Time THH | 1.8V ≤ VCC < 2.5V | min 80 ns | 4 |
| HOLD Low to Output High-Z THZ | 4.5V ≤ VCC ≤ 5.5V (Note 1) | min 30 ns | 4 |
| HOLD Low to Output High-Z THZ | 2.5V ≤ VCC < 4.5V (Note 1) | min 60 ns | 4 |
| HOLD Low to Output High-Z THZ | 1.8V ≤ VCC < 2.5V (Note 1) | min 160 ns | 4 |
| HOLD High to Output Valid THV | 4.5V ≤ VCC ≤ 5.5V | min 30 ns | 4 |
| HOLD High to Output Valid THV | 2.5V ≤ VCC < 4.5V | min 60 ns | 4 |
| HOLD High to Output Valid THV | 1.8V ≤ VCC < 2.5V | min 160 ns | 4 |
| Internal Write Cycle Time TWC | Note 3 | max 5 ms | 4 |
Pins, by the datasheet
8- 1 CS
- Chip Select Input; low selects the device, high deselects it and forces Standby mode. · p. 13
- 2 SO
- Serial Data Output; read data shifts out after the falling edge of the serial clock. · p. 13
- 3 WP
- Write-Protect Pin; when low with WPEN high, disables writes to nonvolatile Status Register bits. · p. 13
- 4 VSS
- Ground. · p. 13
- 5 SI
- Serial Data Input; receives instructions, addresses and data on the rising edge of the serial clock. · p. 13
- 6 SCK
- Serial Clock Input; synchronizes communication, latching SI on rising edges and updating SO after falling edges. · p. 13
- 7 HOLD
- Hold Input; suspends serial transmission; hold high when unused and change while SCK is low. · p. 13
- 8 VCC
- Supply Voltage. · p. 13
Parts like it
8
M95512-WMN6TP
SOIC-8-40℃~+85℃ 100,000 cycles 10MHz 2.5V~5.5V 40 Years 512Kbit 5ms SPI SOIC-8 EEPROM ROHSSTMicroelectronicsEEPROM25LC080AT-I/SN
SOIC-8-40℃~+85℃ 1,000,000 cycles 10MHz 2.5V~5.5V 200 Years 5ms 8Kbit Hardware write protection function、Built-in write enable latch (WEL)、Power-down/Power-up protection circuit SPI SOIC-8 EEPROM ROHSMicrochip TechnologyEEPROM25LC128T-I/SN
SOIC-8-40℃~+85℃ 1,000,000 cycles 10MHz 128Kbit 2.5V~5.5V 200 Years 5ms Hardware write protection function、Built-in power-on reset (POR)、Built-in write enable latch (WEL)、Power-down/Power-up protection circuit SPI SOIC-8 EEPROM ROHSMicrochip TechnologyEEPROM25LC640AT-I/SN
SOIC-8-40℃~+85℃ 1,000,000 cycles 10MHz 2.5V~5.5V 200 Years 5ms 64Kbit SPI SOIC-8 EEPROM ROHSMicrochip TechnologyEEPROMCAT25160VI-GT3
SOIC-8-40℃~+85℃ 1,000,000 cycles 1.8V~5.5V 100 Years 10MHz 16Kbit 5ms Hardware write protection function、Software write protection function、Built-in power-on reset (POR)、Page write protection function、Built-in write enable latch (WEL) SPI SOIC-8 EEPROM ROHSonsemiEEPROM25AA02E48T-I/SN
SOIC-8-40℃~+85℃ 1,000,000 cycles 1.8V~5.5V 10MHz 200 Years 2Kbit 5ms Hardware write protection function、Built-in write enable latch (WEL)、Power-down/Power-up protection circuit SPI SOIC-8 EEPROM ROHSMicrochip TechnologyEEPROMCAV25256VE-GT3
SOIC-8-40℃~+125℃ 1,000,000 cycles 100 Years 10MHz 2.5V~5.5V 256Kbit 5ms Hardware write protection function、Software write protection function、Built-in power-on reset (POR)、Page write protection function、Built-in error correction code (ECC) function、Built-in write enable latch (WEL) SPI SOIC-8 EEPROM ROHSonsemiEEPROMM95M02-DWMN3TP/K
SO-8-40℃~+125℃ 100 Years 10MHz 2.5V~5.5V 2Mbit 4,000,000 Cycles 5ms Hardware write protection function、Noise suppression function、Built-in power-on reset (POR)、Page write protection function、Built-in error correction code (ECC) function、Built-in write enable latch (WEL) SPI SO-8 EEPROM ROHSSTMicroelectronicsEEPROM
Questions
Is there a KiCad symbol and footprint for the 25AA080AT-I/SN?
Yes. The symbol is EasyEDA_Cloud:CAT25C128S and the footprint Package_SO:SOIC-8_3.9x4.9mm_P1.27mm, both drawn on this page. PCBKit places them on a board for you when you design with it.
What package is the 25AA080AT-I/SN?
SOIC-8, with 8 pins. Its footprint is drawn on this page.
Where is the 25AA080AT-I/SN datasheet?
Microchip Technology publishes it: the Datasheet link on this page opens it.
Where can I order the 25AA080AT-I/SN?
JLCPCB lists it as part C615739, with 48 in stock; the sellers' links on this page open their listings.
What can replace the 25AA080AT-I/SN?
Parts like it in the library: the M95512-WMN6TP by STMicroelectronics, the 25LC080AT-I/SN by Microchip Technology, the 25LC128T-I/SN by Microchip Technology and the 25LC640AT-I/SN by Microchip Technology. Check their datasheets: a part that fits the footprint may still differ in its ratings.