JHL6340SLLSQ

INTEL

Part id: intel/JHL6340SLLSQ
Category: Uncategorised
Pins: 337
Used on: 1 open-source board

Overview

The JHL6340SLLSQ is an uncategorised made by INTEL with 337 pins.

PCBKit's library has its KiCad symbol (JHL6340SLLSQ:JHL6340SLLSQ, from Antmicro) and its footprint (jhl6340sllsq:JHL6340SLLSQ, from Antmicro), ready for a KiCad board. 1 open-source board in 1 repository on GitHub use it.

Symbol

JHL6340SLLSQ:JHL6340SLLSQFrom Antmicro

Footprint

jhl6340sllsq:JHL6340SLLSQFrom Antmicro

Pinout

337

The pins of the JHL6340SLLSQ
Pin	Name	Type
A1	SVR_VSS	Power in
A2	VCC3P3_SVR	Power in
A3	VCC3P3_SVR	Passive
A4	PA_LSRX	Input
A5	PA_LSTX	Output
A6	VSS_ANA	Passive
A7	PB_RX1_N	Input
A8	VSS_ANA	Passive
A9	PB_TX1_P	Output
A10	VSS_ANA	Passive
A11	PB_TX0_P	Output
A12	VSS_ANA	Passive
A13	PB_RX0_P	Input
A14	VSS_ANA	Passive
A15	PA_RX1_P	Input
A16	VSS_ANA	Passive
A17	PA_TX1_P	Output
A18	VSS_ANA	Passive
A19	PA_TX0_P	Output
A20	VSS_ANA	Passive
A21	PA_RX0_N	Input
A22	VSS_ANA	Passive
A23	ATEST_P	Passive
AA1	GPIO_8	Input/output
AA2	DPSNK0_HPD	Passive
AA22	VSS_ANA	Passive
AA23	VSS_ANA	Passive
AB1	VSS	Passive
AB2	MONDC_DPSRC	Passive
AB3	EE_DI	Output
AB4	EE_CLK	Output
AB5	TEST_PWR_GOOD	Input
AB6	VSS_ANA	Passive
AB7	DPSNK0_ML0_P	Input
AB8	VSS_ANA	Passive
AB9	DPSNK0_ML1_P	Input
AB10	VSS_ANA	Passive
AB11	DPSNK0_ML2_P	Input
AB12	VSS_ANA	Passive
AB13	DPSNK0_ML3_P	Input
AB14	VSS_ANA	Passive
AB15	DPSNK1_ML0_P	Input
AB16	VSS_ANA	Passive
AB17	DPSNK1_ML1_P	Input
AB18	VSS_ANA	Passive
AB19	DPSNK1_ML2_P	Input
AB20	VSS_ANA	Passive
AB21	DPSNK1_ML3_P	Input
AB22	VSS_ANA	Passive
AB23	THERMDA2	Passive
AC1	TEST_EDM	Passive
AC2	VSS	Passive
AC3	EE_CS_N	Output
AC4	EE_D0	Input
AC5	PCIE_CLKREQ_N	Output
AC6	VSS_ANA	Passive
AC7	DPSNK0_ML0_N	Input
AC8	VSS_ANA	Passive
AC9	DPSNK0_ML1_N	Input
AC10	VSS_ANA	Passive
AC11	DPSNK0_ML2_N	Input
AC12	VSS_ANA	Passive
AC13	DPSNK0_ML3_N	Input
AC14	VSS_ANA	Passive
AC15	DPSNK1_ML0_N	Input
AC16	VSS_ANA	Passive
AC17	DPSNK1_ML1_N	Input
AC18	VSS_ANA	Passive
AC19	DPSNK1_ML2_N	Input
AC20	VSS_ANA	Passive
AC21	DPSNK1_ML3_N	Input
AC22	VSS_ANA	Passive
AC23	THERMDA1	Passive
B1	SVR_VSS	Passive
B2	SVR_VSS	Passive
B3	VCC3P3_SVR	Passive
B4	PB_LSTX	Output
B5	PB_LSRX	Input
B6	VSS_ANA	Passive
B7	PB_RX1_P	Input
B8	VSS_ANA	Passive
B9	PB_TX1_N	Output
B10	VSS_ANA	Passive
B11	PB_TX0_N	Output
B12	VSS_ANA	Passive
B13	PB_RX0_N	Input
B14	VSS_ANA	Passive
B15	PA_RX1_N	Input
B16	VSS_ANA	Passive
B17	PA_TX1_N	Output
B18	VSS_ANA	Passive
B19	PA_TX0_N	Output
B20	VSS_ANA	Passive
B21	PA_RX0_P	Input
B22	VSS_ANA	Passive
B23	ATEST_N	Passive
C1	SVR_IND	Power out
C2	SVR_IND	Passive
C22	MONDC_CIO_1	Passive
C23	MONDC_CIO_0	Passive
D1	SVR_IND	Passive
D2	POC_GPIO_5	Input/output
D4	POC_GPIO_2	Input/output
D5	VSS	Passive
D6	MONDC_SVR	Passive
D8	VSS_ANA	Passive
D9	VSS_ANA	Passive
D11	VSS_ANA	Passive
D12	VSS_ANA	Passive
D13	VSS_ANA	Passive
D15	VSS_ANA	Passive
D16	VSS_ANA	Passive
D18	VSS_ANA	Passive
D19	PB_USB2_D_N	Input/output
D20	PA_USB2_D_N	Input/output
D22	XTAL_25_IN	Input
D23	XTAL_25_OUT	Input
E1	TEST_EN	Input
E2	POC_GPIO_1	Input/output
E4	VSS	Passive
E5	VSS	Passive
E6	VSS	Passive
E8	VSS_ANA	Passive
E9	VSS_ANA	Passive
E11	VSS_ANA	Passive
E12	VCC0P9_SVR_ANA	Power in
E13	VCC0P9_SVR_ANA	Passive
E15	VSS_ANA	Passive
E16	VSS_ANA	Passive
E18	USB2_ATEST	Passive
E19	PB_USB2_D_P	Input/output
E20	PA_USB2_D_P	Input/output
E22	VSS_ANA	Passive
E23	VSS_ANA	Passive
F1	POC_GPIO_6	Input/output
F2	POC_GPIO_4	Input/output
F4	RESET_N	Input
F5	VSS	Passive
F6	VSS	Passive
F8	VCC3P3_SX	Power in
F9	VSS_ANA	Passive
F11	VCC0P9_SVR_ANA	Passive
F12	VCC0P9_SVR_ANA	Passive
F13	VCC0P9_SVR_ANA	Passive
F15	VCC0P9_SVR_ANA	Passive
F16	VSS_ANA	Passive
F18	VCC0P9_LVR	Power in
F19	PB_USB2_RBIAS	Passive
F20	VSS_ANA	Passive
F22	PCIE_TX3_N	Input
F23	PCIE_TX3_P	Input
G1	DPSRC_HPD	Passive
G2	PB_DPSRC_HPD	Input
G22	VSS_ANA	Passive
G23	VSS_ANA	Passive
H1	VSS_ANA	Passive
H2	VSS_ANA	Passive
H4	POC_GPIO_3	Input/output
H5	VSS	Passive
H6	RBIAS	Passive
H8	VSS	Passive
H9	VCC3P3A	Power in
H11	VCC0P9_LVR_SENSE	Power in
H12	VSS_ANA	Passive
H13	VSS_ANA	Passive
H15	VSS_ANA	Passive
H16	VSS_ANA	Passive
H18	VCC0P9_LVR	Passive
H19	PA_USB2_RBIAS	Passive
H20	VSS_ANA	Passive
H22	PCIE_RX3_N	Input
H23	PCIE_RX3_P	Input
J1	DPSRC_ML3_N	Output
J2	DPSRC_ML3_P	Output
J4	POC_GPIO_0	Input/output
J5	VSS_ANA	Passive
J6	RSENSE	Passive
J8	VSS	Passive
J9	VCC0P9_SVR_SENSE	Power in
J11	VCC0P9_LVR	Passive
J12	VSS	Passive
J13	VSS	Passive
J15	VSS	Passive
J16	VCC3P3_ANA_USB2	Power in
J18	VSS_ANA	Passive
J19	VSS_ANA	Passive
J20	VSS_ANA	Passive
J22	VSS_ANA	Passive
J23	VSS_ANA	Passive
K1	VSS_ANA	Passive
K2	VSS_ANA	Passive
K22	PCIE_TX2_N	Input
K23	PCIE_TX2_P	Input
L1	DPSRC_ML2_N	Output
L2	DPSRC_ML2_P	Output
L4	PERST_N	Input
L5	VSS_ANA	Passive
L6	VCC0P9_ANA_DPSRC	Power in
L8	VCC0P9_DP	Passive
L9	VCC0P9_SVR	Power in
L11	VCC0P9_DP	Power in
L12	VCC0P9_DP	Passive
L13	VSS	Passive
L15	FUSE_VQPS_64	Passive
L16	VCC3P3_ANA_PCIE	Power in
L18	VCC0P9_ANA_PCIE_2	Power in
L19	VCC0P9_ANA_PCIE_1	Power in
L20	VSS_ANA	Passive
L22	VSS_ANA	Passive
L23	VSS_ANA	Passive
M1	VSS_ANA	Passive
M2	VSS_ANA	Passive
M4	PA_DPSRC_HPD	Input
M5	VSS_ANA	Passive
M6	VCC0P9_ANA_DPSRC	Passive
M8	VCC0P9_DP	Passive
M9	VCC0P9_SVR	Passive
M11	VSS	Passive
M12	VSS	Passive
M13	VCC0P9_PCIE	Power in
M15	VCC0P9_PCIE	Passive
M16	VCC0P9_PCIE	Passive
M18	VCC0P9_ANA_PCIE_2	Passive
M19	VSS_ANA	Passive
M20	VSS_ANA	Passive
M22	PCIE_RX2_N	Input
M23	PCIE_RX2_P	Input
N1	DPSRC_ML1_N	Output
N2	DPSRC_ML1_P	Output
N4	DPSNK1_DDC_DATA	Passive
N5	VSS_ANA	Passive
N6	DPSRC_RBIAS	Passive
N8	VSS	Passive
N9	VSS	Passive
N11	VSS	Passive
N12	VSS	Passive
N13	VSS	Passive
N15	FUSE_VQPS_128	Passive
N16	PCIE_RBIAS	Input
N18	VCC0P9_ANA_PCIE_2	Passive
N19	VCC0P9_ANA_PCIE_1	Passive
N20	VSS_ANA	Passive
N22	VSS_ANA	Passive
N23	VSS_ANA	Passive
P1	VSS_ANA	Passive
P2	VSS_ANA	Passive
P22	PCIE_TX1_N	Input
P23	PCIE_TX1_P	Input
R1	DPSRC_ML0_N	Output
R2	DPSRC_ML0_P	Output
R4	DPSNK0_DDC_DATA	Passive
R5	VSS_ANA	Passive
R6	VCC3P3_LC	Power in
R8	VCC0P9_CIO	Passive
R9	VCC0P9_CIO	Passive
R11	VCC0P9_CIO	Power in
R12	VCC0P9_CIO	Passive
R13	VCC3P3_S0	Power in
R15	VCC0P9_USB	Power in
R16	VCC0P9_USB	Passive
R18	VSS_ANA	Passive
R19	VSS_ANA	Passive
R20	VSS_ANA	Passive
R22	VSS_ANA	Passive
R23	VSS_ANA	Passive
T1	VSS_ANA	Passive
T2	VSS_ANA	Passive
T4	TCK	Input
T5	VSS_ANA	Passive
T6	VSS	Passive
T8	VSS	Passive
T9	VSS	Passive
T11	VCC0P9_DP	Passive
T12	VCC0P9_DP	Passive
T13	VSS	Passive
T15	VSS	Passive
T16	VSS	Passive
T18	VSS	Passive
T19	PCIE_REFCLK_100_IN_N	Input
T20	VSS_ANA	Passive
T22	PCIE_RX1_N	Input
T23	PCIE_RX1_P	Input
U1	GPIO_0	Input/output
U2	GPIO_1	Input/output
U22	VSS_ANA	Passive
U23	VSS_ANA	Passive
V1	GPIO_2	Input/output
V2	GPIO_3	Input/output
V4	TMS	Input
V5	VSS_ANA	Passive
V6	VSS_ANA	Passive
V8	VSS_ANA	Passive
V9	VSS_ANA	Passive
V11	VCC0P9_ANA_DPSNK	Power in
V12	VCC0P9_ANA_DPSNK	Passive
V13	VCC0P9_ANA_DPSNK	Passive
V15	VSS_ANA	Passive
V16	VSS_ANA	Passive
V18	PCIE_ATEST	Passive
V19	PCIE_REFCLK_100_IN_P	Input
V20	VSS_ANA	Passive
V22	PCIE_TX0_N	Input
V23	PCIE_TX0_P	Input
W1	GPIO_4	Input/output
W2	GPIO_5	Input/output
W4	TDO	Output
W5	VSS_ANA	Passive
W6	VSS_ANA	Passive
W8	VSS_ANA	Passive
W9	VSS_ANA	Passive
W11	DPSNK0_AUX_N	Input/output
W12	DPSNK1_AUX_N	Input/output
W13	MONDC_DPSNK_0	Passive
W15	PA_DPSRC_AUX_N	Input/output
W16	PB_DPSRC_AUX_N	Input/output
W18	MONDC_DPSNK_1	Passive
W19	DPSRC_AUX_P	Input/output
W20	VSS_ANA	Passive
W22	VSS_ANA	Passive
W23	VSS_ANA	Passive
Y1	GPIO_6	Input/output
Y2	GPIO_7	Input/output
Y4	TDI	Input
Y5	DPSNK0_DDC_CLK	Passive
Y6	DPSNK1_HPD	Passive
Y8	DPSNK1_DDC_CLK	Passive
Y9	VSS_ANA	Passive
Y11	DPSNK0_AUXP	Input/output
Y12	DPSNK1_AUXP	Input/output
Y13	VSS_ANA	Passive
Y15	PA_DPSRC_AUX_P	Input/output
Y16	PB_DPSRC_AUX_P	Input/output
Y18	DPSNK_RBIAS	Passive
Y19	DPSRC_AUX_N	Input/output
Y20	VSS_ANA	Passive
Y22	PCIE_RX0_N	Input
Y23	PCIE_RX0_P	Input

Show this part on your page

<iframe src="https://pcbkit.io/embed/parts/intel/JHL6340SLLSQ" title="JHL6340SLLSQ in PCBKit" width="100%" height="480" style="border:0;border-radius:12px" allow="fullscreen" loading="lazy"></iframe>

For any web page: the part itself, turned and zoomed by the reader.

Open-source boards using it

6 layers70 × 50 mm
Thunderbolt pcie adapter
antmicro/thunderbolt-pcie-adapter
This project contains open hardware design files for an adapter board wrapping 4-lane (i.e. 4x) PCIe Gen 3.0 devices into a Thunderbolt 3 uplink. It is based on the Intel/JHL6340SLLSQ Thunderbolt controller.
272 parts82Apache-2.0

Parts like it

JHL8440
UncategorisedINTEL

Questions

Is there a KiCad symbol and footprint for the JHL6340SLLSQ?

Yes. The symbol is JHL6340SLLSQ:JHL6340SLLSQ and the footprint jhl6340sllsq:JHL6340SLLSQ, both drawn on this page. PCBKit places them on a board for you when you design with it.

Where is the JHL6340SLLSQ datasheet?

INTEL publishes it: the Datasheet link on this page opens it.

What can replace the JHL6340SLLSQ?

Parts like it in the library: the JHL8440 by INTEL. Check their datasheets: a part that fits the footprint may still differ in its ratings.

Which open-source boards use the JHL6340SLLSQ?

1 board in 1 repository on GitHub; the most starred are listed on this page, with their KiCad files.