Jsnchg/Computing-Data-CenterComputing Data Center is an open-source printed circuit board by Jsnchg, from the Jsnchg/Computing-Data-Center repository on GitHub. It is a 2-layer board with 10 parts on 182 nets.
It is built around the TLV172IDCK, FN406-0.5-02 and SCTL35N65G2V. Its parts include 6 ICs, 2 transistors and 1 diode.
| Qty | Value | Footprint | References |
|---|---|---|---|
| 4 | 8080 | Package_DIP:DIP-40_W15.24mm | U8, U25, U38, U49 |
| 2 | TLV172IDCK | Package_TO_SOT_SMD:SOT-353_SC-70-5 | U34, U54 |
| 1 | BC107 | Package_TO_SOT_THT:TO-18-3 | Q5 |
| 1 | FN406-0.5-02 | Filter:Filter_Schaffner_FN406 | FL1 |
| 1 | NRVA4005T3G | Diode_SMD:D_SMA | D10 |
| 1 | SCTL35N65G2V | Package_SON:ST_PowerFLAT_HV-5_8x8mm | Q6 |
10 parts, built around the TLV172IDCK, FN406-0.5-02 and SCTL35N65G2V. The full list of its parts is on this page, with links to each part's symbol and footprint where PCBKit's library has them.
From the Jsnchg/Computing-Data-Center repository on GitHub, at the commit this page was made from: the board is Computing-Data-Center.kicad_pcb and its schematic Computing-Data-Center.kicad_sch. PCBKit opens the board in the browser, with nothing to install.
Its repository states no licence, so its author keeps all rights: ask Jsnchg before reusing the design.
CARSSCenter/OpenNerve-Implantable-Pulse-Generator
Source files for the OpenNerve implantable pulse generator (IPG), including firmware and hardware for Gen1 and Gen2 PCBAs as well as enclosure CAD and documentation.
jjradler/multi-vu-eurorack
Buffered multiple with an AVR-controlled VU meter and various available artistic panels.
Jsnchg/Heavy-Operations-UI-Industry-System-EI-SSCB
darren4141/darrenliusite2
check out my website/portfolio @ https://darren4141.github.io/darrenliusite2/index.html