

Edf esc
Open hardware and firmware for a compact 98 mm × 58 mm, four-layer board with two independent 6S sensorless BLDC/EDF controller channels.
- Size
- 98 × 58 mm
- Copper layers
- 4
- Thickness
- 1.6 mm
- Parts
- 99
- Nets
- 117
- Pads
- 526
- Tracks, vias
- 60, 36
- Pours
- 10
- Routed
- Yes
- KiCad
- KiCad 7 (file 20221018)
- Created
- 9 Sep 2026
- Updated
- 9 Sep 2026
Overview
Edf esc is an open-source printed circuit board by iamdarshg, from the iamdarshg/edf-esc repository on GitHub, published under the MIT licence. It is a 4-layer board of 98 × 58 mm with 99 parts on 117 nets, routed with 60 tracks and 36 vias.
It is built around the PY32F030K28U6TR, XL1509-ADJ and DRV8300DRGER-MS, with the XL4016E1, XC6206P332MR and SFS06R025GF among its other parts. It belongs with the robots and motor control boards of this library.
Main components
6PY32F030K28U6TR
QFN-32-EP(5x5)64KB FLASH QFN-32-EP(5x5) Microcontrollers (MCU/MPU/SOC) ROHSPUYAMicrocontrollers (MCU/MPU/SOC)XL1509-ADJ
SOIC-8-40℃~+125℃ 1 1.23V~37V 150kHz 2A 2mA 4.5V~40V Adjustable Buck Buck Built-in No SOIC-8 DC-DC Converters ROHSUMWDC-DC ConvertersDRV8300DRGER-MS
VQFN-24(4x4)VQFN-24(4x4) Gate Drivers ROHSMSKSEMIGate DriversXL4016E1
TO-220-5-40℃~+125℃ 1 1.25V~32V 12A 144kHz~216kHz 2.1mA 8V~36V Adjustable Buck Buck Built-in No TO-220-5 DC-DC Converters ROHSXLSEMIDC-DC ConvertersXC6206P332MR
SOT-23-40℃~+85℃@(Ta) 1 1uA 200mA 3.3V 6V Fixed Over Current Protection Positive SOT-23-3L Voltage Regulators - Linear, Low Drop Out (LDO) Regulators ROHSTorex SemiconductorVoltage Regulators - Linear, Low Drop Out (LDO) RegulatorsSFS06R025GF
PDFN-8(5x6)1 N-channel 1.56nF 140W 180A 2.5V 2mΩ@10V 4.46nF 60V 81nC@10V 99pF PDFN-8(5x6) MOSFETs ROHSORIENTAL SEMIMOSFETs
README
README.mdEDF-ESC
Open hardware and firmware for a compact 98 mm × 58 mm, four-layer board with two independent 6S sensorless BLDC/EDF controller channels.
Engineering prototype — do not fabricate or connect a battery. The CAD currently contains documented placement placeholders, open nets, and DRC violations. It is not a validated 150 A design. See
docs/cad-status.mdfor the exact blockers.
Design targets
- two electrically independent power paths; no shared 300 A PCB segment;
- 18 × SFS06R025GF per channel, three devices per switch;
- DRV8300D gate driver and PY32F030K28U6TR controller per channel;
- high-side copper-shunt/INA190A3 current sensing with four-wire calibration;
- sensorless six-step control with PWM throttle and shared SPI/separate CS;
- shared 12 V gate supply, 5 V/8 A characterization-target BEC, and 3.3 V logic;
- JLCPCB/LCSC-first sourcing with Mouser alternatives and top-side assembly;
- top-side CNC copper reinforcement for every high-current path.
What works today
The calculation engine, BOM/pin-mux contracts, host protocol, commutation table, startup/control state machine, zero-cross detector, protection model, and both channel configuration contracts are covered by native tests. KiCad 7.0.11 parses the generated review CAD and exports plots.
python3 -m venv .venv
.venv/bin/pip install -e '.[test]'
make test
.venv/bin/python -m edf_esc.cadRepository map
hardware/— deterministic KiCad review project and design-rule contractsfirmware/— tested portable control core and PY32 pin/configuration contracthost/— SPI framing referencebom/— primary and alternate sourcing tablescalculations/— gate, MOSFET, shunt, copper, and BEC estimatesdocs/— architecture, protocol, safety status, and source ledger
The progression to powered testing is intentionally gated: inspection, gate-only testing, current-limited low-voltage switching, 3S motor testing, restricted 6S, then thermal/electrical characterization. A numerical current ceiling is not a continuous-current rating.
License
MIT. See LICENSE. Component datasheets and vendor SDK files are not
redistributed unless their licenses permit it.
Parts
99| Qty | Value | Footprint | References |
|---|---|---|---|
| 36 | 4R7 | EDF_ESC:R_0603 | RGA1, RGA2, RGA3, RGA4, RGA5, RGA6, RGA7, RGA10, RGA11, RGA12, RGA13, RGA14, RGA15, RGA16, RGA17, RGA18 +20 |
| 36 | SFS06R025GF | EDF_ESC:PDFN56 | QA1, QA2, QA3, QA4, QA5, QA6, QA7, QA10, QA11, QA12, QA13, QA14, QA15, QA16, QA17, QA18 +20 |
| 4 | M3 | EDF_ESC:M3_NPTH | H1, H2, H3, H4 |
| 2 | DRV8300DRGER | EDF_ESC:QFN24 | UGA, UGB |
| 2 | INA190A3IDDFR | EDF_ESC:TSOT23-8 | UCSA, UCSB |
| 2 | PY32F030K28U6TR | EDF_ESC:QFN32 | UCA, UCB |
| 1 | BAT_A+ | EDF_ESC:TESTPAD_2MM | JBATAP |
| 1 | BAT_A- | EDF_ESC:TESTPAD_2MM | JBATAN |
| 1 | BAT_B+ | EDF_ESC:TESTPAD_2MM | JBATBP |
| 1 | BAT_B- | EDF_ESC:TESTPAD_2MM | JBATBN |
| 1 | KELVIN_A+ | EDF_ESC:TESTPAD_2MM | TPKAP |
| 1 | KELVIN_A- | EDF_ESC:TESTPAD_2MM | TPKAN |
| 1 | KELVIN_B+ | EDF_ESC:TESTPAD_2MM | TPKBP |
| 1 | KELVIN_B- | EDF_ESC:TESTPAD_2MM | TPKBN |
| 1 | MOTOR_A_U | EDF_ESC:TESTPAD_2MM | JAU |
| 1 | MOTOR_A_V | EDF_ESC:TESTPAD_2MM | JAV |
| 1 | MOTOR_A_W | EDF_ESC:TESTPAD_2MM | JAW |
| 1 | MOTOR_B_U | EDF_ESC:TESTPAD_2MM | JBU |
| 1 | MOTOR_B_V | EDF_ESC:TESTPAD_2MM | JBV |
| 1 | MOTOR_B_W | EDF_ESC:TESTPAD_2MM | JBW |
| 1 | XC6206P332MR | EDF_ESC:SOT23-3 | U3V3 |
| 1 | XL1509-ADJ | EDF_ESC:SOIC8 | U12V |
| 1 | XL4016E1 | EDF_ESC:TO220-5 | UBEC |
Questions
How big is the Edf esc PCB?
It measures 98 × 58 mm and has 4 copper layers, 1.6 mm thick.
What parts does the Edf esc use?
99 parts, built around the PY32F030K28U6TR, XL1509-ADJ, DRV8300DRGER-MS and XL4016E1. The full list of its parts is on this page, with links to each part's symbol and footprint where PCBKit's library has them.
Where can I download the Edf esc KiCad files?
From the iamdarshg/edf-esc repository on GitHub, at the commit this page was made from: the board is hardware/edf-esc.kicad_pcb and its schematic hardware/edf-esc.kicad_sch. PCBKit opens the board in the browser, with nothing to install.
Can I use the Edf esc design in my own project?
Its repository publishes it under the MIT licence: you may reuse it on that licence's terms (keep the author's notice, and for a copyleft licence share your changes alike).
Similar boards
- 2 layers68.6 × 53.3 mm

- 4 layers46 × 56 mm

- 2 layers191 × 125.5 mm

Xcku5p board
sjbar03/XCKU5P-Development-Notes
Notes while learning how to develop with the Xilinx Ultrascale+ XCKU5P FPGA. Also notes on PCB design.
96 parts3 - 4 layers67.2 × 90.4 mm

- 6 layers40 × 100 mm

Digi
cookiemonsternz/Eurorack-DIGI
DIGI utilises an ice40UP5K fpga chip, featuring 5280 luts and a 48Mhz clock. This is accompanied by a USB-SPI interface for easy programming.
139 parts - 2 layers121.8 × 88 mm

- 2 layers105 × 24 mm

CL pcb xL
ybzwork/CareDose_Healthcare
This repository documents the hardware and embedded-systems work carried out during a 2-month internship at CareDose Health-Tech Pvt. Ltd., a health-tech startup building intelligent medication-packaging systems.
26 parts - 2 layers80 × 47 mm
