

Carrier
Pico-based SD, RAM and controller replacement for Robotron PC 1715
- Size
- 160 × 210 mm
- Copper layers
- 4
- Thickness
- 1.6 mm
- Parts
- 80
- Nets
- 165
- Pads
- 622
- Tracks, vias
- 3,630, 722
- Pours
- 5
- Routed
- Yes
- KiCad
- KiCad 10.0 (file 20260206)
- Created
- 25 Oct 2026
- Updated
- 28 Oct 2026
Overview
Carrier is an open-source printed circuit board by ddanila, from the ddanila/Pico1715 repository on GitHub, published under the MIT licence. It is a 4-layer board of 160 × 210 mm with 80 parts on 165 nets, routed with 3,630 tracks and 722 vias.
It is built around the SN74AHCT541DWRE4, SN74LVC07ADRG3 and SN74LVC541ADWRE4, with the SN74LVC08ADRG3, SN74AHCT1G125DBVR(UMW) and 10UF 10V among its other parts. Its parts include 24 resistors, 22 capacitors, 10 ICs, 7 connectors and 1 diode.
Main components
9SN74AHCT541DWRE4
SOIC-20-300mil-40℃~+125℃ 4.5V~5.5V 40uA 74AHCT 8 8mA 8mA 9.5ns@5V,50pF Output enable Tri-State SOIC-20-300mil Buffers, Drivers, Receivers, Transceivers ROHSTexas InstrumentsBuffers, Drivers, Receivers, TransceiversSN74LVC07ADRG3
SOIC-14-40℃~+125℃ 1 1.65V~5.5V 10uA 2.6ns@5V 24mA 6 74LVC Open-drain Power-off isolation、Level shifting SOIC-14 Buffers, Drivers, Receivers, Transceivers ROHSTexas InstrumentsBuffers, Drivers, Receivers, TransceiversSN74LVC541ADWRE4
SOIC-20-300mil-40℃~+125℃ 1 1.65V~3.6V 10uA 24mA 24mA 5.1ns@3.3V,50pF 74LVC 8 Power-off isolation、Output enable、Level shifting Tri-State Unidirectional SOIC-20-300mil Buffers, Drivers, Receivers, Transceivers ROHSTexas InstrumentsBuffers, Drivers, Receivers, TransceiversSN74LVC08ADRG3
SOIC-14-40℃~+125℃ 1.65V~3.6V 1.7V~2V 1uA 24mA 24mA 3.9ns@3.3V,50pF 4 74LVC Series AND Gate SOIC-14 Logic Gates ROHSTexas InstrumentsLogic GatesSN74AHCT1G125DBVR(UMW)
SOT-23-5-40℃~+125℃ 1 1 10uA 12ns@5V,50pF 2V 3.8V、4.4V 4.5V~5.5V 440mV 74AHCT 800mV 8mA 8mA SOT-23-5 Logic Gates ROHSUMWLogic Gates10UF 10V
08050805 Multilayer Ceramic Capacitors MLCC - SMD/SMT ROHSSamsung Electro-MechanicsMultilayer Ceramic Capacitors MLCC - SMD/SMTSN74CB3Q3245PWRE4
TSSOP-20-40℃~+85℃ 0.2ns@3.3V,50pF 1mA 2.3V~3.6V 74CB3Q Output enable high-impedance、Power-off protection Single Supply TSSOP-20 Signal Switches, Multiplexers, Decoders ROHSTexas InstrumentsSignal Switches / Encoders & Decoders / MultiplexersJS202011JCQN
SMD-40℃~+85℃ 3.6mm 300mA 5,000 cycles 5.5mm 6V 9mm Black DPDT J-Lead Rectangular Columnar Surface Mount,Vertical SMD Slide Switches ROHSC&KSlide SwitchesSS14
SMA(DO-214AC)-55℃~+150℃ 1A 25A 300uA@40V 40V 550mV@1A Independent SMA(DO-214AC) Schottky Diodes ROHSMDDSchottky Diodes
README
hardware/x2-adapter/README.mdProvisional X2 passive breakout
This separate 100 × 33 mm PCB routes all 58 EFS58 contacts to a 2×30, 2.54 mm header. It provides an inspectable adapter and continuity fixture. It is not released for fabrication or host insertion, and does not place X2 on the carrier.
The schematic, PCB, contact map and 1:1 drilling template use the audited 202-58 Form 7 reference. A contacts go to odd header pins; B contacts go to even pins; 59/60 are NC. All traces are separate, including host ground contacts. No active electronics, power source, pull-ups or bus termination are fitted.
The connector PCB tails have 2.5 mm contact pitch and 5 mm row spacing; the mating rows are 2.5 mm apart. Mounting holes are 85 mm apart, diameter 2.7 mm. The board edge is 6.5 mm toward the connector from row A. Finished contact holes of 1.0 mm and pads of 1.8 mm are design choices, not certified contact-fit limits. The original edge datum puts mounting-hole centres only 1.5 mm inside the edge; verify the actual connector mounting hardware before approving this outline.
A/B numbering is derived from the termination drawing. A real sample must confirm orientation, contact fit, body envelope, mounting and motherboard clearance. The template does not model the connector body or a proven printable housing. Print at 100% and check its 10 mm scale bar. The 2×30 header is a provisional probing/harness interface; cable length and signal integrity remain unqualified. Power pins must not be wired from this map without verifying both ends against the host and carrier schematics.
Regenerate with /usr/bin/python3 tools/generate_x2_adapter.py; verify with
make test-x2-adapter-cad. The copied KiCad header footprint retains its upstream
library provenance; the project's MIT license does not relicense third-party
library assets. The EFS reference footprint and generator are original work.
Parts
80| Qty | Value | Footprint | References |
|---|---|---|---|
| 19 | 100nF | Capacitor_SMD:C_0805_2012Metric | C1, C2, C3, C4, C5, C6, C10, C11, C12, C13, C14, C15, C16, C17, C18, C19 +3 |
| 11 | 4k7 | Resistor_SMD:R_0805_2012Metric | R7, R8, R9, R10, R11, R12, R13, R17, R19, R20, R21 |
| 5 | SN74LVC541ADWR | Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm | RX1, RX2, RX3, RX4, RX5 |
| 4 | MountingHole_3.2mm_M3 | MountingHole_3.2mm_M3 | H1, H2, H3, H4 |
| 3 | 10uF_10V | Capacitor_SMD:C_0805_2012Metric | C20, C21, C22 |
| 3 | 22k | Resistor_SMD:R_0805_2012Metric | R2, R4, R6 |
| 3 | 2k2 | Resistor_SMD:R_0805_2012Metric | R1, R3, R5 |
| 3 | 47k | Resistor_SMD:R_0805_2012Metric | R22, R23, R24 |
| 3 | SN74CB3Q3245PWR | Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm | ISO1, ISO2, ISO3 |
| 2 | 1k | Resistor_SMD:R_0805_2012Metric | R14, R15 |
| 2 | SN74LVC00ADR | Package_SO:SOIC-14_3.9x8.7mm_P1.27mm | U8, U13 |
| 2 | SN74LVC08ADR | Package_SO:SOIC-14_3.9x8.7mm_P1.27mm | U6, U7 |
| 2 | TLV803EA30DBZR | Package_TO_SOT_SMD:SOT-23 | U10, U12 |
| 1 | 100k | Resistor_SMD:R_0805_2012Metric | R16 |
| 1 | 10k | Resistor_SMD:R_0805_2012Metric | R18 |
| 1 | 61206021621_HOST_HARNESS | Pico1715_RevA:IDC_Wuerth_61206021621 | J6 |
| 1 | 693071010811 | Pico1715_RevA:microSD_Wuerth_693071010811 | J3 |
| 1 | B3B-XH-A_RESERVE_POWER | Connector_JST:JST_XH_B3B-XH-A_1x03_P2.50mm_Vertical | J7 |
| 1 | BRINGUP_PROBES | Connector_PinHeader_2.54mm:PinHeader_1x15_P2.54mm_Vertical | J5 |
| 1 | JS202011JCQN | Pico1715_Carrier:JS202011JCQN_VendorPins | SW1 |
| 1 | OLIMEX_EXT1 | Connector_PinHeader_1.27mm:PinHeader_2x20_P1.27mm_Vertical | EXT1 |
| 1 | OLIMEX_EXT2 | Connector_PinHeader_1.27mm:PinHeader_2x20_P1.27mm_Vertical | EXT2 |
| 1 | OLIMEX_EXT3 | Connector_PinHeader_1.27mm:PinHeader_2x20_P1.27mm_Vertical | EXT3 |
| 1 | PGM1_PIN5_CDONE_TAP | Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical | J1 |
| 1 | PIM724_PICO_PLUS2 | Pico1715_Carrier:PIM724_SocketPair | J2 |
| 1 | REGULATED_5V_INPUT | Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical | J4 |
| 1 | SN74AHCT1G125DBVR | Package_TO_SOT_SMD:SOT-23-5 | U5 |
| 1 | SN74AHCT541DWR | Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm | U4 |
| 1 | SN74LVC07ADR | Package_SO:SOIC-14_3.9x8.7mm_P1.27mm | U9 |
| 1 | SS14 | Diode_SMD:D_SMA | D1 |
| 1 | TLV803EA46DBZR | Package_TO_SOT_SMD:SOT-23 | U11 |
More from ddanila/Pico1715
2- 2 layers28 × 30 mm

- 2 layers100 × 33 mm

Similar boards
- 2 layers80 × 60 mm

IRIS C5 RevC
Benv-B/photo-frame-hardware
Open hardware carrier for an AirDrop ChLCD color e-paper frame: XIAO ESP32-C5, NFC wake, KiCad, schematic, BOM and Gerbers. CERN-OHL-P-2.0.
66 partsCERN-OHL-P-2.0 - 4 layers198 × 64.5 mm

- 4 layers100 × 60 mm

- 2 layers29.5 × 25.5 mm

DELTAX V2 Power
im-deltax/Robodeltax
Educational AI robot in development: 3D designs, electronics and garment patterns. Main chatbot software pending.
55 partsGPL-3.0 - 4 layers125 × 78 mm

Tab5-fpga carrier
airpocket-soundman/tab5-tang-primer20k-carrier
M5Stack Tab5とTang Primer 20K Coreを接続する共通キャリア基板の設計
118 parts - 4 layers60 × 80 mm

- 2 layers160 × 110 mm

Acquedotto test v4 finale
igorilla666/water-controller
Scheda di controllo basata sul modulo Waveshare ESP32-S3-ETH, con ingressi sensore, RS-485, pilotaggio rele, buzzer e alimentazione/protezioni dedicate.
139 parts1CERN-OHL-S-2.0 - 4 layers100.3 × 82.5 mm

Questions
How big is the Carrier PCB?
It measures 160 × 210 mm and has 4 copper layers, 1.6 mm thick.
What parts does the Carrier use?
80 parts, built around the SN74AHCT541DWRE4, SN74LVC07ADRG3, SN74LVC541ADWRE4 and SN74LVC08ADRG3. The full list of its parts is on this page, with links to each part's symbol and footprint where PCBKit's library has them.
Where can I download the Carrier KiCad files?
From the ddanila/Pico1715 repository on GitHub, at the commit this page was made from: the board is hardware/carrier-reva/carrier.kicad_pcb and its schematic hardware/analyzer-interface/analyzer-interface.kicad_sch. PCBKit opens the board in the browser, with nothing to install.
Can I use the Carrier design in my own project?
Its repository publishes it under the MIT licence: you may reuse it on that licence's terms (keep the author's notice, and for a copyleft licence share your changes alike).