

CFL EE FeatherDebugShield
Shield to connect JTAG pins on Feather M0
- Size
- 33 × 61 mm
- Copper layers
- 2
- Thickness
- 1.6 mm
- Parts
- 9
- Nets
- 34
- Pads
- 60
- Tracks, vias
- 66, 79
- Pours
- 2
- Routed
- Yes
- KiCad
- KiCad 7 (file 20221018)
- Created
- 23 Oct 2023
- Updated
- 8 Dec 2023
Overview
CFL EE FeatherDebugShield is an open-source printed circuit board by connectedfuturelabs, from the connectedfuturelabs/CFL_EE_FeatherDebugShield repository on GitHub, published under the MIT licence. It is a 2-layer board of 33 × 61 mm with 9 parts on 34 nets, routed with 66 tracks and 79 vias.
README
README.mdDescription
- This is a SWD breakout shield for the Feather M0 and a JTAG breakout shield for Feather ESP32.
- The Feather M0 has a provision for SWD debugging which requires soldering leads to the SWD pads on the bottom on the Feather M0. We made this shield so that we can debug a Feather M0 without having to solder leads. Instead, we use pogo pins to create the contact when the feather M0 is stacked on this shield.
- The Feather ESP32 can be debugged using the JTAG interface. This shield has a provision for debugging with ESP32 using solder bridges to create the necessary connections. This configuration has not been tested.

Debug shield
Note that this is a bare bones board (which is why the SM and silk screen are missing)
| stage | how it looks |
|---|---|
| After fabrication | ![]() |
| After Assembly | ![]() |
| Stacked with a Feather | ![]() |
| Stacked with Feather and EmotiBit | ![]() |
Using this repository
- The latest release contains all files required for creating the board.
- To fabricate this board
- Download the
.zipfrom the release page. - The files needed for manufacturing are in the
Gerbersfolder. - Just upload the gerber design files on a manufacturer's website and choose other board specifications.
- We used
4PCBas our manufacturer. - The
_bom.csvfile contains the parts needed for assembly. You can directly upload the bom file into the digikey portal to get the required parts for assembly.
- Download the
- Once the shield is fabbed and stacked, you can use the 10 pin JTAG conector cable to connecto to a J-Link debugger.
Assembly notes
- It is important to line up the pogo pins vertically to ensure there is a contact with the pads on the Feather. The following sequence helps with the allignment:
- solder the 12 and 16 pin connector.
- place the pogo pins in the correct position
- stack the Feather on the shield.
- then align the pogo pins with a pair of tweezers to ensure contact.
- solder the pins in place
- We used stacking headers because we intend to use this as a triple stack with EmotiBit, but if you are only interested in debugging the Feather, then you can use normal female socket for the connector.
Additional Notes
- The design was created in Kicad 7.
- If you want to build on top of this design, please feel free to fork the repository and make the rewuired changes! you will need to download Kicad v7+ to work with the design files.
Parts
9| Qty | Value | Footprint | References |
|---|---|---|---|
| 4 | CONN_JUMPER_NO | CFL_EE_BioSensor_Lib_FP:CONN_SLDR_BRDG_NO | J3, J7, J8, J9 |
| 1 | Conn_01x12 | Connector_PinSocket_2.54mm:PinSocket_1x12_P2.54mm_Vertical | J1 |
| 1 | Conn_01x16 | Connector_PinSocket_2.54mm:PinSocket_1x16_P2.54mm_Vertical | J2 |
| 1 | Conn_ARM_JTAG_SWD_10 | CFL_EE_KiCad_Lib:SAMTEC_FTSH-105-01-F-DV-K-TR | J4 |
| 1 | SWCLK | CFL_EE_BioSensor_Lib_FP:CONN_PROBE_SPRING_01X01_C150H75 | J6 |
| 1 | SWDIO | CFL_EE_BioSensor_Lib_FP:CONN_PROBE_SPRING_01X01_C150H75 | J5 |
Questions
How big is the CFL EE FeatherDebugShield PCB?
It measures 33 × 61 mm and has 2 copper layers, 1.6 mm thick.
What parts does the CFL EE FeatherDebugShield use?
9 parts. The full list of its parts is on this page, with links to each part's symbol and footprint where PCBKit's library has them.
Where can I download the CFL EE FeatherDebugShield KiCad files?
From the connectedfuturelabs/CFL_EE_FeatherDebugShield repository on GitHub, at the commit this page was made from: the board is CFL_EE_FeatherDebugShield.kicad_pcb and its schematic CFL_EE_FeatherDebugShield.kicad_sch. PCBKit opens the board in the browser, with nothing to install.
Can I use the CFL EE FeatherDebugShield design in my own project?
Its repository publishes it under the MIT licence: you may reuse it on that licence's terms (keep the author's notice, and for a copyleft licence share your changes alike).
Similar boards
- 2 layers103 × 30.5 mm

- 2 layers31.8 × 47.6 mm

- 2 layers24 × 27.3 mm

Expansion Card Retrofit
FrameworkComputer/ExpansionCards
Reference designs and documentation to create Expansion Cards for the Framework Laptop
9 parts1.1kCC-BY-4.0 - 2 layers15.6 × 17.3 mm

SKR Mini TFT Thermistor Board
VoronDesign/Voron-Hardware
Cool Hardware designed by the Voron Design group
9 parts1.1kGPL-3.0 - 2 layers39.1 × 49.5 mm

Learnoliver
hackclub/OnBoard
💡 Join 1,000 teenagers and make your first PCB with a $100 grant!
9 parts915 - 2 layers17.4 × 16.9 mm

- 2 layers9.8 × 108 mm

- 2 layers

Keyboard after
adamws/kicad-kbplacer
KiCad plugin for automatic keyboard's key placement and routing
9 parts547GPL-3.0



