8 layers127 × 75 mm
4 layers51.4 × 101.8 mm
Socket3-cyclonev
alphaonex86/FPGA-CPUFPGA CPU x86 real socket
- Size
- 51.4 × 101.8 mm
- Copper layers
- 4
- Thickness
- 1.6 mm
- Parts
- 187
- Nets
- 485
- Pads
- 1,405
- Tracks, vias
- 0, 0
- Routed
- Not yet
- KiCad
- KiCad 10.0 (file 20260206)
- Created
- 18 Oct 2026
- Updated
- 7 Nov 2026
Overview
Socket3-cyclonev is an open-source printed circuit board by alphaonex86, from the alphaonex86/FPGA-CPU repository on GitHub, published under the GPL-3.0 licence. It is a 4-layer board of 51.4 × 101.8 mm with 187 parts on 485 nets.
It is built around the MT25QL01GBBB8ESF-0SIT, TPS62130RGT and TPS54620RHLR, with the TLV6700DDC, SN74CB3T3245PW and BLM18AG601SN1D among its other parts. Its parts include 121 capacitors, 34 resistors, 4 ICs, 4 inductors and 2 connectors. It belongs with the FPGA and CPLD boards of this library.
Main components
6
MT25QL01GBBB8ESF-0SIT
SOIC-16-300mil-40℃~+85℃ 1.8ms 100,000 cycles 133MHz 1Gbit 2.7V~3.6V 20 Years Hardware write protection、Software write protection、Write enable latch SPI SO-16-300mil NOR FLASH ROHSMicron TechNOR FLASH
TPS62130RGT
VQFN-16-EP(3x3)-40℃~+85℃@(TA) 1 17uA 2.5MHz 3A 3V~17V 900mV~6V Adjustable Buck Buck Built-in Yes QFN-16-EP(3x3) DC-DC Converters ROHSTexas InstrumentsDC-DC Converters
TPS54620RHLR
VQFN-14-EP(3.5x3.5)-40℃~+150℃@(TJ) 1 1.6MHz 4.5V~17V 6A 800mV~15V Adjustable Buck Buck Built-in Yes VQFN-14-EP(3.5x3.5) DC-DC Converters ROHSTexas InstrumentsDC-DC Converters
TLV6700DDC
TSOT-23-6-40℃~+125℃ 1.8V~18V 12mV 13uA 18us、29us 1nA 2 2.2us Open-drain TSOT-23-6 Comparators ROHSTexas InstrumentsComparators
SN74CB3T3245PW
TSSOP-20-40℃~+85℃ 0.25ns@3.3V,50pF 2.3V~3.6V 40uA 8/8 Output enable high-impedance、Power-off protection、Level shifting Single Supply TSSOP-20 Signal Switches, Multiplexers, Decoders ROHSTexas InstrumentsSignal Switches, Multiplexers, Decoders
BLM18AG601SN1D
0603-55℃~+125℃ 1 380mΩ 500mA 600Ω@100MHz ±25% 0603 Ferrite Beads ROHSMurataFerrite Beads
README
sockets/kicad/README.mdSocket models (KiCad)
ZIF-socket footprints, symbols, STEP models and pin maps copied from
FPGAmotherboard. Their
generators are only in the operator's full tree, not the public repo:
socket3/tools/gen_socket3_footprint.py @a73daf8, socket7/tools/gen_socket7_*.py
@e84b442, socket370/tools/gen_pga370_*.py @57f3c94. Socket3_Am5x86_237.step
is the one regenerated in FPGAmotherboard on 2026-10-18 (the old one predated the
measured lever).
| Socket | ZIF footprint | CPU pins / holes | Pin map (source) | Symbol | ZIF body + lever |
|---|---|---|---|---|---|
| 3 | Socket3_Am5x86_237 | 168 / 241 | am5x86_pga168.csv (AMD 19751C) | none yet | photo-scaled off the operator's MB-8433UUD-A, ±0.6 mm; top face 7.3 ±0.4 mm (photo, 2026-10-31; STEP still 8.0), hole depth 5 mm (caliper) |
| 7 | Socket7_P55C_296 | 296 / 320 | socket7_p55c.csv (Intel 243185-004) | CPU_Intel_Socket7 | assumed (PGA370 envelope), not measured |
| 370 | PGA370_Socket_ZIF | 370 / 370 | pga370_coppermine.csv (Intel 245264-008) | CPU_Intel_PGA370 | Intel 244410-002 Fig. 1/2a |
Interposer base
python3 tools/gen_base.py builds, per socket, the interposer's CPU-side pins:
a Mill-Max PGA header soldered under the board (catalog in
../parts/mill-max_catalog_metric.pdf, p.140 pins, p.137 insulator).
| Socket | Footprint | 3D model (built, not in git) | Check board (base on the ZIF) | Header | Drill / pad | Board above socket |
|---|---|---|---|---|---|---|
| 3 | Interposer.pretty/Socket3_Base_PGA168 | 3dmodels/Socket3_Base_PGA168.step | socket3-base-check.kicad_pcb | 551, pin #5503 | 0.90 / 1.50 mm | 6.40 mm |
| 7 | Interposer.pretty/Socket7_Base_PGA296 | 3dmodels/Socket7_Base_PGA296.step | socket7-base-check.kicad_pcb | 550, pin #5012 | 0.80 / 1.25 mm | 3.99 mm |
| 370 | Interposer.pretty/Socket370_Base_PGA370 | 3dmodels/Socket370_Base_PGA370.step | socket370-base-check.kicad_pcb | 550, pin #5012 | 0.80 / 1.25 mm | 3.99 mm |
- Pin positions come from the ZIF footprints (socket top view = interposer top view), so the base goes unmirrored on the interposer's F.Cu; the generator fails unless they match the pin map exactly.
- Male pin 0.48 x 3.91 mm (CPU: 0.43-0.51 x 3.05-3.30 mm); tails stand 1.6 mm (551) / 2.57 mm (550) above a 1.6 mm board. F.CrtYd is the tail ring, B.CrtYd the header insulator; F.Fab shows the original CPU package.
- Footprints load their 3D models from
${KIPRJMOD}/3dmodels/; the check boards live here so that resolves. - Not measured yet (see
plan/interposers.mdM1-M3): Socket 3/7 ZIF height (the STEPs use 8.0 mm), free space around each socket, header seating depth.
Parts
187| Qty | Value | Footprint | References |
|---|---|---|---|
| 28 | 100nF | C_0402_1005Metric | C10, C105, C106, C107, C108, C109, C110, C111, C112, C113, C114, C115, C116, C117, C118, C119 +12 |
| 17 | 4.7nF | C_0402_P1.00 | C22, C23, C24, C25, C26, C27, C28, C29, C30, C31, C32, C33, C34, C78, C79, C80 +1 |
| 16 | SN74CB3T3245 | TSSOP-20_4.4x6.5mm_P0.65mm | TR01, TR02, TR03, TR04, TR05, TR06, TR07, TR08, TR09, TR10, TR11, TR12, TR13, TR14, TR15, TR16 |
| 15 | 10k | R_0402_1005Metric | R5, R6, R7, R8, R9, R10, R11, R12, R13, R14, R16, R17, R22, R33, R34 |
| 14 | 10nF | C_0402_P1.00 | C35, C36, C37, C38, C39, C40, C41, C42, C43, C82, C83, C84, C85, C95 |
| 12 | 22nF | C_0402_1005Metric | C52, C53, C54, C55, C56, C57, C58, C59, C60, C61, C62, C63 |
| 10 | 10nF | C_0402_1005Metric | C6, C20, C44, C45, C46, C47, C48, C49, C50, C51 |
| 7 | 100k | R_0402_1005Metric | R3, R20, R23, R25, R26, R28, R30 |
| 5 | 47nF | C_0402_1005Metric | C64, C65, C66, C67, C89 |
| 4 | 10uF/25V | C_1210_3225Metric | C1, C8, C12, C16 |
| 3 | 100uF/6.3V | C_1210_3225Metric | C99, C100, C101 |
| 3 | 1uF | C_0402_1005Metric | C74, C93, C94 |
| 3 | 2.2nF | C_0402_P1.00 | C75, C76, C77 |
| 3 | 2.2uH XFL4020-222 | L_Coilcraft_XxL4020 | L2, L3, L4 |
| 3 | 22uF/6.3V | C_0805_2012Metric | C9, C13, C17 |
| 3 | 3.3nF | C_0402_1005Metric | C11, C15, C19 |
| 3 | 4k7 | R_0402_1005Metric | R1, R2, R4 |
| 3 | TPS62130RGT | VQFN-16-1EP_3x3mm_P0.5mm_EP1.68x1.68mm | PS2, PS3, PS4 |
| 2 | 100nF | C_0402_P1.00 | C96, C98 |
| 2 | 220nF | C_0402_1005Metric | C71, C72 |
| 2 | 22nF | C_0402_P1.00 | C86, C87 |
| 2 | 22uF/10V | C_1206_3216Metric | C3, C4 |
| 1 | 1.33k | R_0402_1005Metric | R19 |
| 1 | 10k 1% | R_0402_1005Metric | R32 |
| 1 | 10uF | C_0805_2012Metric | C103 |
| 1 | 1k | R_0402_1005Metric | R15 |
| 1 | 1uF | C_0402_P1.00 | C97 |
| 1 | 215k | R_0402_1005Metric | R27 |
| 1 | 22uF | C_0805_2012Metric | C104 |
| 1 | 27nF | C_0402_1005Metric | C7 |
| 1 | 2A | Fuse_1206_3216Metric | F1 |
| 1 | 2k0 1% | R_0402_1005Metric | R18 |
| 1 | 316k | R_0402_1005Metric | R29 |
| 1 | 37.4k | R_0402_1005Metric | R24 |
| 1 | 4.7uF | C_0603_1608Metric | C102 |
| 1 | 4.7uF/25V | C_0805_2012Metric | C2 |
| 1 | 470nF | C_0402_1005Metric | C73 |
| 1 | 47nF | C_0402_P1.00 | C88 |
| 1 | 52.3k | R_0402_1005Metric | R21 |
| 1 | 6.8uH MSS1048-682 | L_Coilcraft_MSS1048-XXX | L1 |
| 1 | 68.1k 1% | R_0402_1005Metric | R31 |
| 1 | BLM18AG601SN1D | L_0603_1608Metric | FB1 |
| 1 | Barrel_Jack | BarrelJack_CUI_PJ-063AH_Horizontal | J3 |
| 1 | Conn_02x03_Odd_Even | PinHeader_2x03_P2.54mm_Vertical | J1 |
| 1 | FPGA_CycloneV_5CEFA9_F484 | FPGA_CycloneV_5CEFA9_F484_BGA | U1 |
| 1 | MT25QL01GBBB8ESF-0SIT | SOIC-16W_7.5x10.3mm_P1.27mm | U4 |
| 1 | Socket3_Am5x86_PGA168 | Socket3_Base_PGA168 | U2 |
| 1 | TLV6700DDC | SOT-23-6 | U3 |
| 1 | TPS54620RHL | TI_RHL0014A | PS1 |
Questions
How big is the Socket3-cyclonev PCB?
It measures 51.4 × 101.8 mm and has 4 copper layers, 1.6 mm thick.
What parts does the Socket3-cyclonev use?
187 parts, built around the MT25QL01GBBB8ESF-0SIT, TPS62130RGT, TPS54620RHLR and TLV6700DDC. The full list of its parts is on this page, with links to each part's symbol and footprint where PCBKit's library has them.
Where can I download the Socket3-cyclonev KiCad files?
From the alphaonex86/FPGA-CPU repository on GitHub, at the commit this page was made from: the board is hw/socket3-cyclonev/socket3-cyclonev.kicad_pcb and its schematic hw/slot1-c2cart/slot1-c2cart.kicad_sch. PCBKit opens the board in the browser, with nothing to install.
Can I use the Socket3-cyclonev design in my own project?
Its repository publishes it under the GPL-3.0 licence: you may reuse it on that licence's terms (keep the author's notice, and for a copyleft licence share your changes alike).
More from alphaonex86/FPGA-CPU
3- 8 layers127 × 57.8 mm
- 4 layers51.6 × 62.3 mm
Similar boards
- 4 layers200 × 50 mm
- 2 layers72.1 × 70.7 mm
- 4 layers65 × 56 mm
- 4 layers24.5 × 89 mm
- 4 layers100 × 100 mm
LED Panel Controller
drewsum/LED_Panel_Controller
Controls a single 64x64 HUB75E LED Panel
590 parts2GPL-3.0 - 4 layers200 × 50 mm
- 2 layers38 × 65 mm
Spe source
Scottapotamas/spe-marine-node
Prototype project to build an underwater sensor node, powered by and communicating with the surface via Single Pair Ethernet (10BASE-T1L + 802.3cg)
99 parts34MIT - 2 layers48.3 × 43.2 mm
