2 layers33.7 × 97.8 mm
HAN ESP TSS721
UtilitechAS/amsreader-firmware
ESP8266 and ESP32 compatible firmware to read, interpret and publish data to MQTT from smart electrical meters, both DLMS and DSMR is supported
29 parts470
2 layers54.3 × 17.1 mm
Discrete CMOS Logic Gate Arrays
876valeri3/Discrete-CMOS-Logic-Gate-ArraysPCB designs of the fundamental logic gates using CMOS
- Size
- 54.3 × 17.1 mm
- Copper layers
- 2
- Thickness
- 1.6 mm
- Parts
- 36
- Nets
- 14
- Pads
- 58
- Tracks, vias
- 133, 14
- Routed
- Yes
- KiCad
- KiCad 10.0 (file 20260206)
- Created
- 9 Jun 2026
- Updated
- 31 Oct 2026
Overview
Discrete CMOS Logic Gate Arrays is an open-source printed circuit board by 876valeri3, from the 876valeri3/Discrete-CMOS-Logic-Gate-Arrays repository on GitHub, published under the MIT licence. It is a 2-layer board of 54.3 × 17.1 mm with 36 parts on 14 nets, routed with 133 tracks and 14 vias.
It is built around the BSS84. Its parts include 14 transistors and 6 connectors.
Main components
1README
README.mdDiscrete-CMOS-Logic-Gate-Arrays
I have recently been interested in digital IC design and decided to recreate the three basic logic gates using CMOS transistors; the BSS84 (PMOS) and the 2N7002 (NMOS). The circuits were simulated in LTSpice, then designed in KiCad.
The PCBs are built in a DIP package as a typical IC chip would be. The reason being I wanted the PCBs to be modular and multiple modules could be put together, therefor each individual gate could build a larger project. This is useful for learning as logic gate schematics don't look similar to the phsyical design of a 74 series chip. Making them small and modular may help understanding from scratch how to build phsyical circuits.
Gates Built
| Gate | Transistors | How it is built |
|---|---|---|
| NOT | 1 PMOS, 1 NMOS | One PMOS pull up, one NMOS pull down |
| AND | 3 PMOS, 3 NMOS | NAND stage with parallel pull up network and series pull down network, NOT gate to invert for AND |
| OR | 3 PMOS, 3 NMOS | NOR stage with series pull up network and parallel pull down network, NOT gate to invert for OR |
Truth Tables
| A | B | NOT (A) | AND | OR |
|---|---|---|---|---|
| 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 1 | 0 | 1 | 1 |
CMOS Transistors
- BSS84 (PMOS): Acts as the upper pull-up network
- 2N7002 (NMOS): Acts as the lower pull-down network
Both transistors used on the PCB are SOT-23 package to keep the compact DIP package style.
Pinout Configuration
Each modular DIP PCB mimics a standard IC layout broken out to 2.54mm pitch headers:
- Pin 1 (VCC): Power Supply Input
- Pin 2 (A): Digital Input A
- Pin 3 (B): Digital Input B
- Pin 4 (GND): Ground Reference
- Pin 5 (Q): Logic Output (can be used to display LEDs or add on to other modules)
NB: The original designs were done in KiCAD. Final designs are done in EasyEDA
Parts
36| Qty | Value | Footprint | References |
|---|---|---|---|
| 7 | 2N7002 | PCM_Package_TO_SOT_SMD_AKL:SOT-23 | Q2, Q4, Q5, Q8, Q9, Q12, Q14 |
| 7 | BSS84 | PCM_Package_TO_SOT_SMD_AKL:SOT-23 | Q1, Q3, Q6, Q7, Q10, Q11, Q13 |
| 5 | G*** | kibuzzard-6A1F1CA0 | kibuzzard-6A1F1CA0, kibuzzard-6A1F1CA0, kibuzzard-6A1F1CA0, kibuzzard-6A1F1CA0, kibuzzard-6A1F1CA0 |
| 4 | PINHD_1x3_Male | Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical | J3, J4, J5, J6 |
| 3 | G*** | kibuzzard-6A1F1CB0 | kibuzzard-6A1F1CB0, kibuzzard-6A1F1CB0, kibuzzard-6A1F1CB0 |
| 3 | G*** | kibuzzard-6A1F4CF4 | kibuzzard-6A1F4CF4, kibuzzard-6A1F4CF4, kibuzzard-6A1F4CF4 |
| 3 | G*** | kibuzzard-6A1F1C5F | kibuzzard-6A1F1C5F, kibuzzard-6A1F1C5F, kibuzzard-6A1F1C5F |
| 2 | G*** | kibuzzard-6A1F1C81 | kibuzzard-6A1F1C81, kibuzzard-6A1F1C81 |
| 2 | PINHD_1x2_Male | Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical | J1, J2 |
Similar boards
- 2 layers44.2 × 29.3 mm
- 2 layers45 × 58.2 mm
- 2 layers98.5 × 59.8 mm
Neuron
giant-axon/lu.i-neuron-pcb
Lu.i is an electronic neuron circuit mimicking and illustrating the basic dynamics of real, biological neurons. The printed circuit board (PCB) features a configurable, fully analog implementation of the leaky…
90 parts73CERN-OHL-S-2.0 - 6 layers100 × 70 mm
Sa800u baseboard hw
antmicro/snapdragon-845-baseboard
https://antmicro.com/blog/2022/04/open-source-snapdragon-845-baseboard/
616 parts70Apache-2.0 - 2 layers75 × 40 mm
PicoTop Board Rev2
7west/PicoTop
A very basic computer & OS based on the RP2350 microcontroller
86 parts66 - 4 layers50 × 59 mm
- 6 layers150 × 100 mm
Questions
How big is the Discrete CMOS Logic Gate Arrays PCB?
It measures 54.3 × 17.1 mm and has 2 copper layers, 1.6 mm thick.
What parts does the Discrete CMOS Logic Gate Arrays use?
36 parts, built around the BSS84. The full list of its parts is on this page, with links to each part's symbol and footprint where PCBKit's library has them.
Where can I download the Discrete CMOS Logic Gate Arrays KiCad files?
From the 876valeri3/Discrete-CMOS-Logic-Gate-Arrays repository on GitHub, at the commit this page was made from: the board is KiCAD Design Files/Discrete-CMOS-Logic-Gate-Arrays.kicad_pcb and its schematic KiCAD Design Files/Discrete-CMOS-Logic-Gate-Arrays.kicad_sch. PCBKit opens the board in the browser, with nothing to install.
Can I use the Discrete CMOS Logic Gate Arrays design in my own project?
Its repository publishes it under the MIT licence: you may reuse it on that licence's terms (keep the author's notice, and for a copyleft licence share your changes alike).